Recent Progress and Challenges for Relay Logic Switch Technology

Tsu-Jae King Liu

Louis Hutin, I-Ru Chen, Rhesa Nathanael, Yenhao Chen, Matthew Spencer and Elad Alon

Electrical Engineering and Computer Sciences Department University of California, Berkeley, CA USA




June 12, 2012

Symposia on VLSI Technology and Circuits


Outline

- Introduction
 - Why relays?
 - Relay-based IC design
- Recent Progress
- Current Challenges
- Conclusion


Vision of the Future: Swarms of Electronics



- Emergence of Ambient Intelligence
 - Sense/monitor, communicate, and react to the environment





- Scaling supply voltage (V_{DD}) reduces circuit speed
- Scaling threshold voltage (V_T) increases leakage



Zero OFF-state current (I_{OFF}); abrupt switching


- Turns on by electrostatic actuation when $|V_{GS}| \ge V_{PI}$
- Turns off by spring restoring force when $|V_{GS}| \le V_{RL}$






- Voltage applied between the gate and body brings the channel into contact with the source and drain.
 - Folded-flexure design relieves residual stress.
 - Gate oxide layer insulates the channel from the gate.

4-T Relay I_D-V_G Characteristics




- Zero I_{OFF} and abrupt switching behavior observed
- Hysteresis is due to pull-in mode operation (t_{dimple} > t_{gap}/3) and contact surface adhesion.




- <u>CMOS</u>: delay is set by electrical time constant
 - Quadratic delay penalty for stacking devices
 - → Buffer & distribute logical/electrical effort over many stages
- <u>Relays</u>: delay is dominated by mechanical movement
 - Can stack ~100 devices before $t_{elec} \approx t_{mech}$
 - \rightarrow Implement relay logic as a single complex gate


Relay-Based VLSI Building Blocks



F. Chen et al., ISSCC 2010



 Demonstrates propagate-generate-kill logic as a single complex gate



Outline

- Introduction
- Recent Progress
 - Relay scaling
 - Multi-input/multi-output relay designs
- Current Challenges
- Conclusion

Structural Layer Requirements

 To reduce V_{PI}, the effective spring constant (k_{eff}) and actuation gap thickness (t_{gap}) must be reduced.

$$V_{PI} \propto \sqrt{rac{k_{eff} t_{gap}^3}{\varepsilon_0 A}}$$
 where $k_{eff} \propto rac{EWh^3}{L^3}$

→ Need to reduce the structural layer thickness (h)

Strain gradient causes out-of-plane bending


before release

$$\frac{1}{\rho} = \frac{2\Delta z}{L^2} \propto \frac{M}{EWh^3}$$

$$\Delta z: \text{ tip deflection} \\ \rho: \text{ radius of curvature} \\ M: \text{ bending moment}$$

$$\rightarrow \text{ Need very low strain gradient}$$

Structural Film Development




Thin TiN + poly-Si_{0.4}Ge_{0.6}
 bi-layer stack:

 Tensile TiN compensates strain gradient in Si_{0.4}Ge_{0.6}


 Interferometry topograph shows low strain gradient of -7 × 10⁻⁴/µm

(~10x improvement)


I-R. Chen et al., ECS Spring Meeting 2012



I-R. Chen et al., ECS Spring Meeting 2012




R. Nathanael et al., VLSI-TSA 2012




R. Nathanael et al., VLSI-TSA 2012


Measured V_{PI} and V_{RL} of a Dual-Gate Relay



- Each gate has equal influence
- Depending on V_B, relay can be actuated using one or two gate electrodes



R. Nathanael et al., VLSI-TSA 2012




R. Nathanael et al., VLSI-TSA 2012

Outline

- Introduction
- Recent Progress

Current Challenges

- Contact resistance
- Surface adhesion
- Conclusion



Y. Chen et al., IEEE/ASME J-MEMS 2012

Stiction: The Ultimate Relay Scaling Limiter


• Hysteresis voltage (V_{PI} - V_{RL}) scales with V_{PI} :

$$V_{PI} - V_{RL} = V_{PI} \left[1 - 2.6 \sqrt{\frac{t_{dimple}}{t_{gap}}} \left(1 - \frac{t_{dimple}}{t_{gap}} \right) \right] \qquad \text{ig}$$

ignoring surface adhesion force

Slide 23

Adhesive force reduces with contacting region area:



J. Yaung et al., to be published

Outline

- Introduction
- Recent Progress
- Current Challenges
- Conclusion

Conclusion

- Relays have zero I_{OFF} and can incorporate multiple input/output electrodes
- → potentially can achieve lower energy per operation and greater functionality per device than CMOS for digital logic applications.
- Practical challenges remain to be solved:
 - Contact surface oxidation
 - Minimization of adhesion force within R_{ON} limits
 - Development of ultra-thin structural films with very low strain gradient

Acknowledgments

Collaborators:

- Fred Chen, Hossein Fariborzi, Prof. Vladimir Stojanović (MIT)
- Chengcheng Wang, Kevin Dwan, Prof. Dejan Marković (UCLA)

• Funding sources:

- DARPA/MTO NEMS Program
- SRC/DARPA Focus Center Research Program
- NSF Center for Energy Efficient Electronics Science (E3S)
- NSF Center of Integrated Nanomechanical Systems (COINS)
- Berkeley Wireless Research Center
- Device fabrication support:
 - UC Berkeley Marvell Nanofabrication Laboratory
 - SVTC Technologies & SPTS Technologies