

Figure 7.47 A positive-edge-triggered D flip-flop.




Figure 7.50 Negative-edge-triggered JK flip-flop.




Figure 7.51 Serial-input parallel-output shift register.

Shift Register




Figure 7.53 Ripple counter.

Ripple Counter

At time t 4+2+1=7 pulses