


Problem Set 6 Solutions.

Problem No 1 Hambley 7.88

(1)

- (a) There are four diodes and to make one revolution in two seconds each diode must be on for 0.5 s. Thus, the frequency of the clock is 2 Hz.
Since we need 4 states we need two Flip Flops (JK)

- (b) For the counting can just use a ripple counter (page 383). The modulo 4 counter is



(c) The truth table

S	Q_2	Q_1	D_1	D_2	D_3	D_4
0	0	0	1	0	0	0
0	0	1	0	1	0	0
0	1	0	0	0	1	0
0	1	1	0	0	0	1
1	0	0	1	0	0	0
1	0	1	0	0	0	1
1	1	0	0	0	1	0
1	1	1	0	1	0	0

The minimal SOP expressions are:

$$D_1 = \overline{Q_1} \overline{Q_2} \quad D_2 = Q_1 \overline{Q_2} S + Q_1 Q_2 \bar{S} \quad D_3 = \overline{Q_1} Q_2 \quad D_4 = Q_1 Q_2 \bar{S} + Q_1 \overline{Q_2} S$$

These are found from Karnaugh maps.

Example D_1

$\overline{Q_2} Q_1$	00	01	11	10
S	1	0	0	0
0	1	0	0	0
1	1	0	0	0

$D_1 = \overline{Q}_2 \overline{Q}_1$

(2)

Hambley 7.81

Truth Table for D-Flip Flop (page

C	D	Q_n	
↑	0	0	\rightarrow D
↑	1	1	\rightarrow C

From Logic Diagram

	Q_0	Q_1	Q_2	D_0	D_1	D_2
①	1	0	0	0	1	0
②	0	1	0	1	0	1
③	1	0	1	1	1	0
④	1	1	0	1	1	1
⑤	1	1	1	0	1	1
⑥	0	1	1	0	0	1
⑦	0	0	1	0	0	0
	0	0	0			

Given

Also $Q_0 = D_0$
 $Q_1 = D_1$
 $Q_2 = D_2$

on clock transition

so register is empty after 7 clock cycles.

(3)


Problem No. 2 The counter using preset and clear

7.87

a) Use the ripple counter of Fig 7.53

with slight modification. We want it to clear when 111 is obtained (a) and want to set it to 000.

This can be done by using an adder to combine $Q_0 Q_1 Q_2$ and send it to the clear input of the three J-K flip-flops.



(b) The truth table for the encoder is:


	Q_3	Q_2	Q_1	D_1	D_2	D_3	D_4	D_5	D_6	D_7
can't occur	0	0	0	*	*	*	*	*	*	*
0	1	0	1	0	0	0	1	0	0	0
1	0	1	0	1	0	0	0	0	0	1
2	0	1	1	1	0	0	1	0	0	1
3	0	1	1	1	0	0	1	0	0	1
4	1	0	0	1	1	0	0	0	1	1
5	1	0	1	1	1	0	1	0	1	1
6	1	1	0	1	1	1	0	1	1	1
7	1	1	1	X	X	X	X	X	X	X

Humbley's Answer.
However
really want
these to be
"can't occur"

(4)

Karnaugh Map for D_1


~~$Q_1 Q_2$~~ 00 01 11 10



$$D_1 = Q_3 + Q_2$$

Karnaugh Map for D_2


~~$Q_1 Q_2$~~ 00 01 11 10



$$D_2 = Q_3$$

Map for D_3


~~$Q_1 Q_2$~~ 00 01 11 10



$$D_3 = Q_2 Q_3$$

Map for D_4


~~$Q_1 Q_2$~~ 00 01 11 10



$$D_4 = Q_1$$

Map for D_5


~~$Q_1 Q_2$~~ 00 01 11 10



$$D_5 = D_3$$

Map for D_6


~~$Q_1 Q_2$~~ 00 01 11 10



$$D_6 = D_2 = Q_3$$

Map for D_7

~~$Q_1 Q_2$~~ 00 01 11 10



$$D_7 = D_1 = Q_3 + Q_2$$

(5)

Problem No. 3.

$$a) i_{ds} = k (N_{gs} - V_T)^2$$

$$N_{gs} = V_{gs} + \Delta N_{gs}; i_{ds} = I_{ds} + \Delta i_{ds}$$

$$\begin{aligned} ① \quad I_{ds} + \Delta i_{ds} &= k (V_{gs} + \Delta N_{gs} - V_T)^2 \\ &\approx k ((V_{gs} - V_T)^2 + 2 \Delta N_{gs} (V_{gs} - V_T) \\ &\quad + (\Delta N_{gs})^2) \end{aligned}$$

neglect (small)

$$\text{Now } I_{ds} = k (V_{gs} - V_T)^2 \quad \text{--- --- ---} \quad ②$$

This gives d.c. operating point

For d.c. capacitor is open

$$\text{so } V_{gs} = 3 \text{ V as previous.}$$

$$\text{so } I_{ds} = .5 (3 - 1)^2 = .5 \times 4 = 2 \text{ mA}$$

Use ② in ① to eliminate I_{ds} . Then

$$\begin{aligned} \Delta i_{ds} &= 2k (V_{gs} - V_T) \Delta N_{gs} \\ &= 1 (2) \Delta N_{gs} \text{ mA} \end{aligned}$$

$$\text{Now. } N_{ds} = 20 - i_{ds} \times 2 \text{ k}\Omega$$


$$V_{ds} + \Delta V_{ds} = 20 - (I_{ds} + \Delta i_{ds}) 2 \text{ k}\Omega$$

$$\text{but } V_{ds} = 20 - I_{ds} \times 2 \text{ k}\Omega \quad (\text{d.c. analysis})$$

$$\text{Thus } \Delta N_{ds} = - \Delta i_{ds} \times 2 \text{ k}\Omega$$

$$\boxed{\Delta N_{ds} = - 4 \Delta N_{gs}.}$$

c) Small-signal equivalent!



d) The input resistance is


$$R_i = (300 \text{ k}\Omega \parallel 1.7 \text{ Meg}\Omega)$$

$$R_o = \infty$$

$R_L = 2 \text{ k}\Omega$ (generally not included
in output R calculation)


For LTSpice
 $K_p = 2K$ of Hambley

.model MyMos nmos (Kp=.001 Vto=1)




.tran 0.1u 0.001u

[8]



Problem No. 4

9



$$0 = L \frac{di_2}{dt} + M \frac{di_1}{dt} + \frac{1}{C} \int i_2 dt = 0$$

$$V_{in} = L \frac{di_1}{dt} + M \frac{di_2}{dt} + \frac{1}{C} \int i_1 dt$$

"phasors" $V_{in} = \text{Re}(V_i e^{j\omega t})$, $i_1(t) = \text{Re}(I_1 e^{j\omega t})$
 $V_c(t) = \text{Re}(V_c e^{j\omega t})$, $i_2(t) = \text{Re}(I_2 e^{j\omega t})$

$$0 = (L j\omega + R + \frac{1}{j\omega C}) I_2 + j\omega M I_1 \quad \dots \quad (1)$$

$$V_i = (j\omega L + R + \frac{1}{j\omega C}) I_1 + j\omega M I_2 \quad \dots \quad (2)$$

$$0 = (j\omega L + \frac{1}{j\omega C} + R) I_2 + \frac{j\omega M (-j\omega M) I_2}{(j\omega L + \frac{1}{j\omega C} + R)}$$

$$+ \underline{j\omega M} V_i$$

$$\underline{j\omega L + \frac{1}{j\omega C} + R}$$

Multiply through by $(j\omega L + j\omega C + R)$

$$[(j\omega L + \frac{1}{j\omega C} + R) + \omega^2 M^2] I_2 = -j\omega M V_i$$

Factoring!

$$[(j\omega L + \frac{1}{j\omega C} + R) - j\omega M] [(j\omega L + \frac{1}{j\omega C} + R) + j\omega M]$$

$$I_2 = -j\omega M V_i$$

Thus

$$I_2 = \frac{-j\omega M V_1}{[(j\omega L + \frac{1}{j\omega C} + R) - j\omega M] [(j\omega L + \frac{1}{j\omega C} + R) + j\omega M]}$$

and

$$V_C = \frac{1}{j\omega C} I_2$$

We observe

a) if $M = 0$ there is a peak in

$$|V_C| \text{ near } \omega = \frac{1}{\sqrt{LC}} ; \quad (R \text{ is small})$$

b) $j\omega L + \frac{1}{j\omega C} + R \pm j\omega M$

$$= [(w_L - \frac{1}{w_C} \pm w_M)^2 + R^2]^{\frac{1}{2}} e^{j\tan^{-1}\left(\frac{w(L \pm M) - \frac{1}{w_C}}{R}\right)}$$

so the magnitude of the denominator is minimized for $\omega \approx \frac{1}{\sqrt{C(L \pm M)}}$

Thus there are two peaks separated

$$\text{by } \frac{1}{\sqrt{C}} \left(\frac{1}{\sqrt{L+M}} + \frac{1}{\sqrt{L-M}} \right) \approx \frac{1}{\sqrt{LC}} \frac{M}{L} \text{ for } M \text{ small}$$

c) The width of the resonances

is given by $\pi(w_L - \frac{1}{w_C}) = R$ (neglecting a small M)


$$\text{Let } \omega = \omega_0 + \Delta\omega ; \quad w_0 = \frac{1}{\sqrt{LC}}$$

$$\text{thus } (w_0 L + \Delta\omega L - \frac{1}{w_0 C} + \frac{\Delta\omega}{w_0} \frac{1}{w_0 C}) = R$$

$$\text{using } \frac{1}{w_0 + \Delta\omega} \approx \frac{1}{w_0} \left(1 - \frac{\Delta\omega}{w_0} \right)$$

$$\text{Thus } \Delta\omega \approx \frac{R}{L} ; \quad \text{This proportional to } R$$

Thus unless M is large enough the separation between the peaks won't be observable (or decrease R)



--- E:\LTSpice\Double_Res.asc ---

(12)

V(n004)

0°

4.0V

3.6V

3.2V

2.8V

2.4V

2.0V

1.6V

1.2V

0.8V

0.4V

0.0V

-30°

-60°

-90°

-120°

-150°

-180°

-210°

-240°

-270°


-300°

-330°

-360°

 $K = .01$ $R = 50 \Omega$

(13)



(14)
0°

550V

V(n004)

500V ← Note
the increasing
Amplitude
as R
decreases

450V

$$K = .01$$

400V

$$R = 1 \Omega$$

(Resistance)

decreased

-40°

350V

strong
resonant
response

-120°

300V

splitting due to M

-160°

250V

phase of V_1
($\angle V_1$)

— magnitude $|V_1|$

-200°

200V

-240°

150V

-280°

100V

-320°

50V

0V
150MHz

154MHz

158MHz



162MHz

166MHz

170MHz

-360°

Problem No. 5
 Transistor Inverter - Digital Application (15)



V(vout)

Prob 5a) LTSpice of circuit.

6.0V

5.4V

4.8V

4.2V

3.6V

Not

0V

Inverter

2.4V

1.8V

1.2V

0.6V

0.0V

0.0V

0.5V

1.0V

1.5V

2.0V

2.5V

3.0V

3.5V


4.0V

4.5V

5.0V


v_{in}

(5b)




5b

(18)



5c

R-S Flip Flop



note pulses
delayed by 20 psec

--- E:\LTSpice\Prob5_RS_FF.asc ---

5.6V

4.8V

4.0V

3.2V

2.4V

1.6V

meta stable
↓ point

0.8V

0.0V


-0.8V

-1.6V

-2.4V

-3.2V

V(vout)



after triggers
cannot reaccess

meta stable point
It either goes
to one (not intense
enough pulse) or
the other stable
point.

0μs

10μs

20μs

30μs

40μs

50μs

60μs

70μs

80μs

90μs

100μs

V(vout2)

(21)

5.6V

4.8V

4.0V

3.2V

2.4V

1.6V

metastable
point

0.8V

0.0V

-0.8V

-1.6V

-2.4V

-3.2V

0μs

10μs

20μs

30μs

40μs

50μs

60μs


70μs

80μs

90μs

100μs

Prob 6)



$V_A = 5V$. Thus D_1 is always reverse biased

$V_B = 4V$ D_2 is open since V_c would have to be 4.7 Volts to forward bias it

Thus from KVL path ①

$$-4 + (2k)I + 0.7 + (5k)I - 2 = 0$$

$$(I \text{ in mA}) \therefore I = \frac{5.3}{7} = 0.757 \text{ mA}$$

$$\text{Thus } V_F = -2 + 5(0.757) = -2 + 3.785 \\ = 1.785 \text{ V.}$$

As V_B is decreased, what is the voltage at which D_2 turns on? Thus: It is when $V_{D_2} = 0.7V$ and its current is zero!

$$V_c = V_F + 0.7 ; V_B = V_c - 0.7 = V_F = 1.785V$$


For $V_B < 1.785$ D_2 conducts. $V_c = V_B + 0.7$ and

$$V_F = V_B$$

Finally, when does D_3 turn off. Ans $V_{D_3} = 0.7V$ but $I_{D_3} = 0$. Then $I_L = I_{D_2} = (V_c + 2 - 0.7) + I_{SK}$ volts w.r.t. ground = 0

thus $I = 0$ when $V_c = -2 + 0.7$, $V_B = V_c - 0.7 = -2V$

Then the output voltage = $-2V$



Type of Gate

Truth Table (positive logic [high V \rightarrow 1]
[low V \rightarrow 0])

V_A	V_B	V_F	(V_A, V_B, V_F all > 0)
high	high	high	$\rightarrow D_1, D_2$ off D_3 on
high	low	low	$\rightarrow D_1$ off D_2, D_3 on
low	high	low	$\rightarrow D_2$ off D_1, D_3 on
Low	low	low	$\rightarrow D_1, D_2$ on D_3 on

It is thus an and gate

Note that for negative logic (the reverse of the above), it is an OR Gate