

Problem Set 6 Solutions.


Problem No 1 Hambley 7.88

①

(a) There are four diodes and to make one revolution in two seconds each diode must be on for 0.5 s. Thus, the frequency of the clock is 2 Hz.

Since we need 4 states we need two Flip Flops (JK)

(b) For the counting can just use a ripple counter (page 383). The modulo 4 counter is



(c) The truth table

S	Q ₂	Q ₁	D ₁	D ₂	D ₃	D ₄
0	0	0	1	0	0	0
0	0	1	0	1	0	0
0	1	0	0	0	1	0
0	1	1	0	0	0	1
1	0	0	1	0	0	0
1	0	1	0	0	0	1
1	1	0	0	0	1	0
1	1	1	0	1	0	0

The minimal SOP expressions are:

$$D_1 = \overline{Q_1} \overline{Q_2} \quad D_2 = Q_1 \overline{Q_2} S + Q_1 Q_2 S \quad D_3 = \overline{Q_1} Q_2 \quad D_4 = Q_1 \overline{Q_2} S + Q_1 Q_2 S$$

These are found from Karnaugh maps.

Example D₁


Q ₂ \ Q ₁	00	01	11	10
S	0	0	0	0
0	1	0	0	0
1	1	0	0	0

$$D_1 = \overline{Q_2} \overline{Q_1}$$

Hambley, T. 81

Truth Table for D-Flip Flop (page

C	D	Q _n
↑	0	0
↑	1	1



From Logic Diagram

$D_0 = Q_2 \oplus D_2$

$D_2 = Q_1$

$D_1 = Q_0$

Also $Q_0 = D_0$
 $Q_1 = D_1$
 $Q_2 = D_2$ } on clock transition

Given


	Q ₀	Q ₁	Q ₂	D ₀	D ₁	D ₂
①	1	0	0	0	1	0
②	0	1	0	1	0	1
③	1	0	1	1	1	0
④	1	1	0	1	1	1
⑤	1	1	1	0	1	1
⑥	0	1	1	0	0	1
⑦	0	0	1	0	0	0
	0	0	0			

so register is empty after 7 clock cycles.

Problem No. 2 The counter using preset and clear
7.97

a) Use the ripple counter of Fig 7.53 with slight modification. We want it to clear when 111 is obtained (6) and want to set it to 000.

This can be done by using an adder to combine Q_0, Q_1, Q_2 and send it to the clear input of the three J-K flip-flops.




(b) The truth table for the encoder is:

	Q_3	Q_2	Q_1	D_1	D_2	D_3	D_4	D_5	D_6	D_7
0	0	0	0	x	x	x	x	x	x	x
1	0	0	1	0	0	0	1	0	0	0
2	0	1	0	1	0	0	0	0	0	1
3	0	1	1	1	0	0	1	0	0	1
4	1	0	0	1	1	0	0	0	1	1
5	1	0	1	1	1	0	1	0	1	1
6	1	1	0	1	1	1	0	1	1	1
7	1	1	1	x	x	x	x	x	x	x

Hambley's Answer. However really want these to be "can't occur"


(4)

Karnaugh Map for D_1




$D_1 = Q_3 + Q_2$

Karnaugh Map for D_2




$D_2 = Q_3$

Map for D_3




$D_3 = Q_2 Q_3$

Map for D_4




$D_4 = Q_1$

Map for D_5




$D_5 = D_3$

Map for D_6



$D_6 = D_2 = Q_3$

Map for D_7



$D_7 = D_1 = Q_3 + Q_2$

Problem No. 3,

$$a) \quad i_{ds} = k (V_{gs} - V_T)^2$$

$$V_{gs} = V_{gs} + \Delta V_{gs} \quad ; \quad i_{ds} = I_{ds} + \Delta i_{ds}$$

$$\begin{aligned} \textcircled{1} \quad I_{ds} + \Delta i_{ds} &= k (V_{gs} + \Delta V_{gs} - V_T)^2 \\ &\approx k (V_{gs} - V_T)^2 + 2 \Delta V_{gs} (V_{gs} - V_T) \\ &\quad + \underbrace{(\Delta V_{gs})^2}_{\text{neglect (small)}} \end{aligned}$$

$$\text{Now } I_{ds} = k (V_{gs} - V_T)^2 \quad \text{--- --- --- } \textcircled{2}$$

This gives d.c. operating point

For d.c. capacitor is open

so $V_{gs} = 3 \text{ V}$ as previous.

$$\text{so } I_{ds} = .5 (3 - 1)^2 = .5 \times 4 = 2 \text{ mA}$$

Use $\textcircled{2}$ in $\textcircled{1}$ to eliminate I_{ds} . Then

$$\begin{aligned} \Delta i_{ds} &= 2k (V_{gs} - V_T) \Delta V_{gs} \\ &= 1 (2) \Delta V_{gs} \text{ mA} \end{aligned}$$

$$\text{Now. } V_{ds} = 20 - i_{ds} \times 2 \text{ k}\Omega$$


$$V_{ds} + \Delta V_{ds} = 20 - (I_{ds} + \Delta i_{ds}) 2 \text{ k}\Omega$$

$$\text{but } V_{ds} = 20 - I_{ds} \times 2 \text{ k}\Omega \quad (\text{d.c. analysis})$$

$$\text{Thus } \Delta V_{ds} = - \Delta i_{ds} \times 2 \text{ k}\Omega$$

$$\boxed{\Delta V_{ds} = - 4 \Delta V_{gs}}$$

c) Small-signal equivalent!





d) The input resistance is


$$R_i = (300 \text{ k}\Omega \parallel 1.7 \text{ M}\Omega)$$

$$R_o = \infty$$

$$R_L = 2 \text{ k}\Omega \text{ (generally not included in output } R \text{ calculation)}$$







$$0 = L \frac{di_2}{dt} + M \frac{di_1}{dt} + \frac{1}{C} \int i_2 dt = 0$$

$$v_{in} = L \frac{di_1}{dt} + M \frac{di_2}{dt} + \frac{1}{C} \int i_1 dt$$

"phasors" $v_{in} = \text{Re}(V_1 e^{j\omega t})$, $i_1(t) = \text{Re}(I_1 e^{j\omega t})$
 $v_c(t) = \text{Re}(V_c e^{j\omega t})$, $i_2(t) = \text{Re}(I_2 e^{j\omega t})$

$$0 = (L j\omega + R + \frac{1}{j\omega C}) I_2 + j\omega M I_1 \quad \text{--- (1)}$$

$$V_1 = (j\omega L + R + \frac{1}{j\omega C}) I_1 + j\omega M I_2 + R I_1 \quad \text{--- (2)}$$

$$0 = (j\omega L + \frac{1}{j\omega C} + R) I_2 + \frac{j\omega M (-j\omega M) I_2}{(j\omega L + \frac{1}{j\omega C} + R)}$$

$$+ \frac{j\omega M V_1}{j\omega L + \frac{1}{j\omega C} + R}$$

Multiply through by $(j\omega L + \frac{1}{j\omega C} + R)$

$$- [(j\omega L + \frac{1}{j\omega C} + R) + \omega^2 M^2] I_2 = -j\omega M V_1$$

Factoring!

$$[(j\omega L + \frac{1}{j\omega C} + R) - j\omega M] [(j\omega L + \frac{1}{j\omega C} + R) + j\omega M] I_2 = -j\omega M V_1$$

Thus

$$I_2 = \frac{-j\omega M V_1}{[(j\omega L + \frac{1}{j\omega C} + R) - j\omega M][(j\omega L + \frac{1}{j\omega C} + R) + j\omega M]}$$

and

$$V_c = \frac{1}{j\omega C} I_2$$

We observe

a) if $M = 0$ there is a peak in

$$|V_c| \text{ near } \omega = \frac{1}{\sqrt{LC}}; \quad (R \text{ is small})$$

$$b) \quad j\omega L + \frac{1}{j\omega C} + R \pm j\omega M$$

$$= [(\omega L - \frac{1}{\omega C} \pm \omega M)^2 + R^2]^{1/2} e^{j \tan^{-1} \left\{ \frac{\omega(L \pm M) - \frac{1}{\omega C}}{R} \right\}}$$

so the magnitude of the denominator is minimized for $\omega \approx \frac{1}{\sqrt{C(L \pm M)}}$

Thus there are two peaks separated

$$\text{by } \frac{1}{\sqrt{C}} \left(\frac{1}{\sqrt{L+M}} + \frac{1}{\sqrt{L-M}} \right) \approx \frac{1}{\sqrt{LC}} \frac{M}{L} \text{ for } M \text{ small}$$

c) The width of the resonances

is given by $\omega(L - \frac{1}{\omega C}) = R$ (neglecting a small M)


$$\text{Let } \omega = \omega_0 + \Delta\omega; \quad \omega_0 = \frac{1}{\sqrt{LC}}$$

$$\text{Thus } (\cancel{\omega_0 L} + \Delta\omega L - \frac{1}{\cancel{\omega_0 C}} + \left(\frac{\Delta\omega}{\omega_0} \frac{1}{\omega_0 C} \right)) = R$$

$$\text{Using } \frac{1}{\omega_0 + \Delta\omega} \approx \frac{1}{\omega_0} \left(1 - \frac{\Delta\omega}{\omega_0} \right)$$


$$\text{Thus } \Delta\omega \approx \frac{R}{L}; \quad \text{This proportional to } R$$

Thus unless M is large enough the separation between the peaks won't be observable (or decrease R)



(12)


V(n004)



$K = .01$
 $R = 50 \Omega$


(13)

V(n004)




V(n004)

(14)
0°



Problem No. 5 Transistor Inverter - Digital Application (15)




Transistor data

$$\beta = 50$$

$$V_{BE(sat)} = 0.7 \text{ V}$$

$$V_{CE(sat)} = 0.2 \text{ V}$$

(a)




$i_c \approx i_B = 0$
base just barely on
 $\therefore V_{in} \approx 0.7 \text{ V}$

$$i_c \approx 5 \text{ mA} = i_B \beta$$

$$\therefore i_B \approx \frac{5 \text{ mA}}{50} = 100 \mu\text{A}$$


$$V_{in} \approx 0.7 + 10 \text{ k}\Omega \times 100 \times 10^{-6}$$

$$\approx 0.7 + 1 \approx 1.7 \text{ V}$$



V(vout)

Prob 5a) LTSpice of circuit.




V_{out}

JV

Inverter


V_{in}

(5b)




5b

18



5c


R-S Flip Flop



Trigger


Trigger

Note pulses delayed by 20psec




21

V(vout2)



Prob 6)



$V_A = 5V$. Thus D_1 is always reverse biased

$V_B = 4V$ $D_2 = \text{open}$ since V_c would have to be 4.7 Volts to forward bias it

Thus from KVL path ①

$$-4 + (2k)I + 0.7 + (5k)I - 2 = 0$$

(I in mA) $\therefore I = \frac{5.3}{7} = .757 \text{ mA}$

Thus $V_F = -2 + 5(.757) = -2 + 3.785 = 1.785 \text{ V}$.

As V_B is decreased, what is the voltage at which D_2 turns on? Ans: It is when

$V_{D_2} = .7 \text{ V}$ and its current is zero!

$$V_c = V_F + .7 ; V_B = V_c - .7 = V_F = 1.785 \text{ V}$$

For $V_B < 1.785$ D_2 conducts. $V_c = V_B + .7$ and


$$V_F = V_B$$

Finally, when does D_3 turn off, Ans $V_{D_3} = .7 \text{ V}$

but $I_{D_3} = 0$. Then $I_L = I_{D_2}$ $(V_c + 2 - .7) + I 5k$ volts w.r.t. ground = 0

Thus $I = 0$ when $V_c = -2 + .7$, $V_B = V_c - .7 = -2 \text{ V}$

Then the out put voltage = -2 V



Type of Gate

Truth Table (positive logic [high V → 1] [low V → 0])

V_A	V_B	V_F	(V_A, V_B, V_F all > 0)
high	high	high	→ D_1, D_2 off D_3 on
high	low	low	→ D_1 off D_2, D_3 on
low	high	low	→ D_2 off D_1, D_3 on
Low	low	low	→ D_1, D_2 on D_3 on

It is thus an and gate

Note that for negative logic (the reverse of the above), it is an OR Gate