

Section 4.2: DC Steady State

P4.18. List the steps for dc steady-state analysis of

*RLC* circuits.

P4.19. Explain why we replace capacitances with open

circuits and inductances with short circuits in

dc steady-state analysis.

\*P4.20. Solve for the steady-state values of  $i_1$ ,  $i_2$ , and  $i_3$  for the circuit shown in Figure P4.20.




Figure P4.20

\*P4.21. Consider the circuit shown in Figure P4.21. What is the steady-state value of  $v_C$  after the switch opens? Determine how long it takes after the switch opens before  $v_C$  is within 1 percent of its steady-state value.




Figure P4.21

P4.22. Solve for the steady-state values of  $i_1$ ,  $i_2$ ,  $i_3$ ,  $i_4$ , and  $v_C$  for the circuit shown in Figure P4.22, assuming that the switch has been closed for a long time.




Figure P4.22

P4.23. The circuit shown in Figure P4.23 is operating in steady state. Determine the values of  $i_L$  and  $v_C$ .




Figure P4.23

P4.24. The circuit shown in Figure P4.24 has been up for a long time prior to  $t = 0$  with the switch closed. Find the value of  $v_C$  prior to  $t = 0$ , the steady-state value of  $v_C$  after the switch has been opened for a long time.




Figure P4.24

P4.25. Consider the circuit of Figure P4.25 in which the switch has been closed for a long time prior to  $t = 0$ . Determine the values of  $v_C$  before  $t = 0$  and a long time after  $t = 0$ . After determining the time constant after the switch opens and expressions for  $v_C(t)$ . Sketch  $v_C$  to scale versus time for  $-0.2 \leq t \leq 1.0$  s.




Figure P4.25

**P12.22.** Use a load-line analysis of the circuit shown in Figure P12.22 to determine the values of  $V_{DSQ}$ ,  $V_{DS\max}$ , and  $V_{DS\min}$ . The characteristics of the FET are shown in Figure 12.21 on page 593. (*Hint:* First, replace the 15-V source and the resistances by their Thévenin equivalent circuit.)




Figure P12.22

**P12.23.** Suppose that the resistance  $R_D$  in Figure 12.10 (page 583) is replaced with an unusual two-terminal nonlinear device for which  $v = 0.1i_D^2$ , where  $i_D$  is the current through the device in mA and  $v$  is the voltage across the device in volts (referenced positive at the end connected to  $V_{DD}$ ). Carefully sketch the load line on Figure 12.11 (page 584). What shape is this load line?

**P12.24.** Use a load-line analysis for the PMOS amplifier shown in Figure P12.24 to determine the maximum, minimum, and  $Q$ -point values of  $v_o(t)$ . The characteristics of the transistor are shown in Figure 12.9 on page 582.





Figure P12.20



- 18.** Draw the load lines on the  $i_D$ - $v_{DS}$  axes for the circuit of Figure 12.10 on page 583 for
- $R_D = 1\text{ k}\Omega$  and  $V_{DD} = 5\text{ V}$
  - $R_D = 1\text{ k}\Omega$  and  $V_{DD} = 10\text{ V}$
  - $R_D = 1\text{ k}\Omega$  and  $V_{DD} = 15\text{ V}$
- How does the position of the load line change as  $V_{DD}$  increases in value?
- 19.** Consider the circuit shown in Figure 12.10 on page 583. The transistor characteristics are shown in Figure 12.11. Suppose that  $V_{GG}$  is changed to 0 V. Determine the values of  $V_{DSQ}$ ,  $V_{DS\min}$ , and  $V_{DS\max}$ . Find the gain of the amplifier.
- 20.** Consider the amplifier shown in Figure P12.20. Find  $v_{GS}(t)$ , assuming that the coupling capacitor is a short circuit for the ac signal and an open circuit for dc. (*Hint:* Apply the superposition principle for the ac and dc sources.)
- If the FET has  $V_{io} = 1\text{ V}$  and  $K = 0.5\text{ mA/V}^2$ , sketch its drain characteristics to scale for  $v_{GS} = 1, 2, 3,$  and  $4\text{ V}$ .
  - Draw the load line for the amplifier on the characteristics.
  - Find the values of  $V_{DSQ}$ ,  $V_{DS\min}$ , and  $V_{DS\max}$ .

**13.3: Load-Line Analysis of a Common-Emitter Amplifier**

List several reasons that distortion occurs in BJT amplifiers.

Consider the circuit of Figure 13.7 on page 623. Given  $V_{CC} = 10\text{ V}$  and  $R_C = 2\text{ k}\Omega$ , construct the load line on the  $i_C$  versus  $v_{CE}$  axes. Repeat for  $V_{CC} = 15\text{ V}$ . How does the slope of the load line change when  $V_{CC}$  changes?

Consider the circuit of Figure 13.7 on page 623. Assume that  $V_{CC} = 20\text{ V}$ ,  $V_{BB} = 0.8\text{ V}$ ,  $R_B = 40\text{ k}\Omega$ , and  $R_C = 2\text{ k}\Omega$ . The input signal is a 0.2-V-peak 1-kHz sinusoid given by  $v_{in}(t) = 0.2 \sin(2000\pi t)$ . The common-emitter characteristics for the transistor are shown in Figure P13.19. Determine the maximum, minimum, and  $Q$ -point values for  $v_{CE}$ . What is the approximate voltage gain for this circuit?

Repeat Problem P13.24, with  $V_{BB} = 0.3\text{ V}$ . Why is the gain so small in magnitude?

Repeat Problem P13.24, with  $R_C = 10\text{ k}\Omega$ . What can you say about the waveform for  $v_{CE}(t)$ ? Why isn't voltage gain an appropriate concept in this case?

**13.4: *npn* Bipolar Junction Transistors**

Draw the circuit symbol for a *npn* BJT. Label the terminals and the currents. Choose reference directions that agree with the true current direction for operation in the active region.

A certain *npn* silicon transistor has  $\beta = 100$  and  $i_B = 50\text{ }\mu\text{A}$ . Sketch  $i_C$  versus  $v_{CE}$ , for  $v_{CE}$  ranging from 0 to  $-5\text{ V}$ . Repeat for  $\beta = 300$ .

The circuit shown in Figure P13.29 has  $i_s(t) = 10 + 5 \sin(2000\pi t)\text{ }\mu\text{A}$ . The transistor has  $\beta = 100$ .

- Sketch the output characteristics for  $i_B = 0, 5, 10, 15, 20,$  and  $25\text{ }\mu\text{A}$  with  $v_{CE}$  ranging from zero to  $-20\text{ V}$ .
- Draw the output load line on the characteristics sketched in part (a).
- Determine the values for  $I_{Cmax}$ ,  $I_{CQ}$ , and  $I_{Cmin}$ .

- Sketch  $v_{CE}(t)$  to scale versus time.
- Repeat parts (c) and (d) for  $i_s(t) = 20 + 5 \sin(2000\pi t)\text{ }\mu\text{A}$ .




Figure P13.29

**P13.30.** Suppose we have a certain *npn* BJT that has  $V_{CE} = -5\text{ V}$ ,  $I_C = 0.995\text{ mA}$ , and  $I_E = 1.000\text{ mA}$ . Determine the values for  $\alpha$  and  $\beta$  for this transistor.

**P13.31.** At a temperature of  $30^\circ\text{C}$ , a particular *npn* transistor has  $V_{BE} = -0.7\text{ V}$  for  $I_E = 2\text{ mA}$ . Estimate  $V_{BE}$  for  $I_E = 2\text{ mA}$  at a temperature of  $180^\circ\text{C}$ .

**P13.32.** Figure P13.32 shows an *npn* transistor and a *pnp* transistor connected as a **Sziklai pair**, which is equivalent to a single *npn* transistor, as indicated. Find an expression for  $\beta_{eq}$  of the equivalent transistor in terms of  $\beta_1$  and  $\beta_2$ .




Figure P13.32 Sziklai pair.

**Section 13.5: Large-Signal DC Circuit Models**

**P13.33.** Draw the large-signal dc circuit model for a silicon *npn* transistor in the active region at room temperature. Include the constraints of currents and voltages that guarantee operation in the active region. Repeat for the saturation region. Repeat for the cutoff region.

**P13.34.** Repeat Problem P13.33 for a *pnp* transistor.

**\*P13.16.** Two transistors  $Q_1$  and  $Q_2$  connected in parallel are equivalent to a single transistor, as indicated in Figure P13.16. If the individual transistors have  $I_{ES1} = I_{ES2} = 10^{-13}$  A and  $\beta_1 = \beta_2 = 100$ , determine  $I_{ES}$  and  $\beta_{eq}$  for the equivalent transistor. Assume that all transistors have the same temperature.




Figure P13.16

**P13.17.** The transistors  $Q_1$  and  $Q_2$  shown in Figure P13.17 are said to be **Darlington connected** and can be considered to be equivalent to a single transistor, as indicated. Find an expression for  $\beta_{eq}$  of the equivalent transistor in terms of  $\beta_1$  and  $\beta_2$ .




Figure P13.17 Darlington pair.

**Section 13.2: Common-Emitter Characteristics**

**\*P13.18.** A certain *npn* silicon transistor has  $v_{BE} = 0.7$  V for  $i_B = 0.1$  mA at a temperature of  $30^\circ\text{C}$ . Sketch the input characteristic to scale at  $30^\circ\text{C}$ . What is the approximate value of  $v_{BE}$  for  $i_B = 0.1$  mA at  $180^\circ\text{C}$ ? (Use the rule of thumb that  $v_{BE}$  is reduced in magnitude by 2 mV per degree increase in temperature.) Sketch the input characteristic to scale at  $180^\circ\text{C}$ .

**\*P13.19.** Determine the values of  $\alpha$  and  $\beta$  for a transistor whose characteristics are shown in Figure P13.19.





Figure P13.19

**P13.20.** Consider an *npn* silicon transistor that has  $\beta = 100$  and  $i_B = 0.1$  mA. Sketch  $i_C$  vs.  $v_{CE}$ , for  $v_{CE}$  ranging from 0 to 5 V. Repeat the sketch for  $\beta = 300$ .

**P13.21.** The transistor having the characteristics shown in Figure P13.19 is operating at  $i_C = 8$  mA and  $v_{CE} = 12$  V. Locate the operating point on both the input and output characteristics.

**P13.3:**  
 list s  
 JT a  
 Consi  
 Given  
 the lo  
 for  $V_C$   
 load li  
 Consi  
 Assun  
 $R_B =$   
 signal  
 $v_{in}(t)$   
 charac  
 Figure  
 minum.  
 approx.  
 Repea  
 Why i  
 Repea  
 What  
 $v_{CE}(t)$   
 concep  
**P13.4:**  
 Draw  
 the ter  
 ence d  
 directi  
 A cert  
 and  $i_B$   
 rangin  
 The ci  
 10 + 5  
 100.  
 a. Sk  
 0,  
 ra  
 b. D  
 ter  
 c. D  
 $I_C$

## Problems

### Section 7.1: Basic Logic Circuit Concepts

- \*P7.1. State three advantages of digital technology compared with analog technology.
- P7.2. Define these terms: *bit*, *byte*, and *nibble*.
- P7.3. Explain the difference between positive logic and negative logic.
- P7.4. What are noise margins? Why are they important?
- P7.5. How is serial transmission of a digital word different from parallel transmission?

### Section 7.2: Representation of Numerical Data in Binary Form

- P7.6. Convert the following binary numbers to decimal form: **a.** \* 101.101; **b.** 0111.11; **c.** 1010.01; **d.** 111.111; **e.** 1000.0101; **f.** \* 10101.011.
- P7.7. Express the following decimal numbers in binary form and in binary-coded-decimal form: **a.** 17; **b.** 8.5; **c.** \* 9.75; **d.** 73.03125; **e.** 67.375.
- P7.8. How many bits per word are needed to represent the decimal integers 0 through 100? 0 through 1000? 0 through  $10^6$ ?
- P7.9. Add these pairs of binary numbers: **a.** \* 1101.11 and 101.111; **b.** 1011 and 101; **c.** 10001.111 and 0101.001.
- P7.10. Find the result (in BCD format) of adding the BCD numbers: **a.** \* 10010011.0101 and 00110111.0001; **b.** 01011000.1000 and 10001001.1001.
- P7.11. Express the following decimal numbers in binary, octal, and hexadecimal forms: **a.** 173; **b.** 299.5; **c.** 735.75; **d.** \* 313.0625; **e.** 112.25.
- P7.12. Write each of the following decimal numbers as an eight-bit signed two's-complement number: **a.** 19; **b.** -19; **c.** \* 75; **d.** \* -87; **e.** -95; **f.** 99.
- P7.13. Express each of the following hexadecimal numbers in binary, octal, and decimal forms: **a.** FA.F<sub>16</sub>; **b.** 2A.1<sub>16</sub>; **c.** 777.7<sub>16</sub>.

P7.14. Express each of the following octal numbers in binary, hexadecimal, and decimal forms: **a.** 777.7<sub>8</sub>; **b.** 123.5<sub>8</sub>; **c.** 24.4<sub>8</sub>.

P7.15. What number follows 777 when counted in: **a.** decimal; **b.** octal; **c.** hexadecimal?

P7.16. What range of decimal integers can be represented by **a.** three-bit binary numbers; **b.** three-digit octal numbers; **c.** three-digit hexadecimal numbers?

\*P7.17. Starting with the three-bit Gray code shown in Figure 7.9, construct a four-bit Gray code. What applications is a Gray code advantageous for? Why?

P7.18. Convert the following numbers to decimal form: **a.** \* FA5.6<sub>16</sub>; **b.** \* 725.3<sub>8</sub>; **c.** \* 73.25<sub>8</sub>; **e.** FF.F0<sub>16</sub>.

P7.19. Find the one's and two's complement of the following binary numbers: **a.** \* 11101000; **b.** 0010101010; **d.** 11111100; **e.** 11000000.

P7.20. Perform these operations by using 8-bit two's-complement arithmetic: **a.**  $17_{10}$ ; **b.**  $17_{10} - 15_{10}$ ; **c.** \*  $33_{10} - 37_{10}$ ; **d.**  $15_{10}$ ; **e.**  $49_{10} - 44_{10}$ .

P7.21. Describe how to test whether overflow or underflow has occurred in adding signed complement numbers.

### Section 7.3: Combinatorial Logic Circuits

P7.22. What is a truth table?

\*P7.23. State De Morgan's laws.

P7.24. Draw the circuit symbol and list the truth table for the following: an AND gate, an OR gate, an inverter, a NAND gate, a NOR gate, and an XOR gate. Assume two inputs for each gate (except the inverter).

P7.25. Describe a method for proving the validity of a Boolean algebra identity.

\* Denotes that answers can be found on the OrCAD CD and on the website [www.myengineeringlab.com](http://www.myengineeringlab.com)

the truth table for each of these Boolean expressions:

$$F = ABC + A\bar{B}$$

$$F = AB + \overline{ABC} + \bar{C}D$$

$$F = WX + \overline{(W + Y)}$$

$$F = A + \bar{A}B + C$$

$$F = \overline{(A + BC)}$$

Write a Boolean expression for the output of each of the logic circuits shown in Figure P7.27.






Figure P7.27

Write a truth table to prove the identity

$$(A + B)(A + C) = A + BC$$

Write a truth table to prove the identity

$$(A + B)(\bar{A} + AB) = B$$

Write a truth table to prove the identity

$$A + \bar{A}B = A + B$$

Write a truth table to prove the identity

$$ABC + A\bar{B}\bar{C} + \bar{A}B\bar{C} + \bar{A}\bar{B}C = A$$

**P7.32.** Draw a circuit to realize each of the following expressions using AND gates, OR gates, and inverters:

a.  $F = A + \bar{B}C$

b.  $F = A\bar{B}C + AB\bar{C} + \bar{A}BC$

c. \*  $F = (\bar{A} + \bar{B} + C)(A + B + \bar{C})(A + \bar{B} + C)$

**P7.33.** Replace the AND operations by ORs and vice versa by applying De Morgan's laws to each of the following expressions:

a.  $F = AB + (\bar{C} + A)\bar{D}$

b.  $F = A(\bar{B} + C) + D$

c.  $F = A\bar{B}C + A(B + C)$

d. \*  $F = (A + B + C)(A + \bar{B} + C)(\bar{A} + B + \bar{C})$

e. \*  $F = ABC + A\bar{B}C + \bar{A}BC$

**P7.34.** Why are NAND gates said to be *sufficient* for combinational logic? What other type of gate is sufficient?

**P7.35.** Consider the circuit shown in Figure P7.35. The switches are controlled by logic variables such that, if  $A$  is high, switch  $A$  is closed, and if  $A$  is low, switch  $A$  is open. Conversely, if  $B$  is high, the switch labeled  $\bar{B}$  is open, and if  $B$  is low, the switch labeled  $\bar{B}$  is closed. The output variable is high if the output voltage is 5 V, and the output variable is low if the output voltage is zero. Write a logic expression for the output variable. Construct the truth table for the circuit.




Figure P7.35

**P7.36.** Repeat Problem P7.35 for the circuit shown in Figure P7.36.




Figure P7.36

**P7.37.** Sometimes “bubbles” are used to indicate inverters on the input lines to a gate, as illustrated in Figure P7.37. What are the equivalent gates for those of Figure P7.37? Justify your answers.




Figure P7.37

**Section 7.4: Synthesis of Logic Circuits**

**P7.38.** Using the sum-of-products approach, describe the synthesis of a logic expression from a truth table. Repeat for the product-of-sums approach.

**P7.39.** Give an example of a decoder.

**\*P7.40.** Consider Table P7.40. *A*, *B*, and *C* represent logic-variable input signals; *F* through *K* are

Table P7.40

A	B	C	F	G	H	I	J	K
0	0	0	1	1	1	0	0	1
0	0	1	0	0	1	0	1	1
0	1	0	1	0	1	0	0	0
0	1	1	0	1	0	1	1	0
1	0	0	0	0	1	0	0	0
1	0	1	1	0	1	0	1	0
1	1	0	0	0	1	1	1	1
1	1	1	1	0	1	1	1	1

outputs. Using the product-of-sums approach, write a Boolean expression for *F* in terms of the inputs. Repeat by using the sum-of-products approach.

**P7.41.** Repeat Problem P7.40 for *G*.

**P7.42.** Repeat Problem P7.40 for *H*.

**P7.43.** Repeat Problem P7.40 for *I*.

**P7.44.** Repeat Problem P7.40 for *J*.

**P7.45.** Repeat Problem P7.40 for *K*.

**P7.46.** Show how to implement the sum-of-products circuit shown in Figure P7.46 by using NAND gates.




Figure P7.46

**P7.47.** Show how to implement the product-of-sums circuit shown in Figure P7.47 by using NOR gates.




Figure P7.47

**P7.48.** Design a logic circuit to control electrical power to the engine ignition of a speed boat. Logic input *I* is to become high if ignition power is applied and is to remain low otherwise. Control line fumes in the engine compartment present a serious hazard of explosion. A sensor provides a logic input *F* that is high if fumes are present. Ignition power should not be applied if fumes are present. To help prevent accidents, ignition power should not be applied while the outdrive is in gear. Logic signal *G* is high only if the outdrive is in gear and is low otherwise.

... signal  $B$  becomes high after the blower  
 ... been in operation for five minutes. Finally,  
 ... emergency override signal  $E$  is provided so  
 ... the operator can choose to apply ignition  
 ... even if the blower has not operated for  
 ... minutes and if the outdrive is in gear, but  
 ... if gasoline fumes are present. **a.** Prepare a  
 ... table listing all combinations of the input  
 ... variables  $B$ ,  $E$ ,  $F$ , and  $G$ . Also, show the desired  
 ... of  $I$  for each row in the table. **b.** Using  
 ... sum-of-products approach, write a Boolean  
 ... expression for  $I$ . **c.** Using the product-of-sums  
 ... approach, write a Boolean expression for  $I$ .  
 ... Try to manipulate the expressions of parts  
 ... and (c) to obtain a logic circuit having the  
 ... least number of gates and inverters. Use AND  
 ... gates, OR gates, and inverters.

... only NAND gates to find a way to imple-  
 ... ment the XOR function for two inputs,  $A$  and  
 ...  $B$ . (*Hint:* The inputs of a two-input NAND can  
 ... be wired together to obtain an inverter. List  
 ... the truth table and write the SOP expression.  
 ... Then, apply De Morgan's laws to convert the  
 ... OR operation to AND.)

... only two-input NOR gates to find a way to  
 ... implement the XOR function for two inputs,  $A$   
 ... and  $B$ . (*Hint:* The inputs of a two-input NOR  
 ... can be wired together to obtain an inverter. List  
 ... the truth table and write the POS expression.  
 ... Then, apply De Morgan's laws to convert the  
 ... AND operation to OR.)

... Consider the BCD-to-seven-segment decoder  
 ... discussed in conjunction with Figure 7.26 on  
 ... page 369. Suppose that the BCD data are rep-  
 ... resented by the logic variables  $B_8$ ,  $B_4$ ,  $B_2$ , and  
 ...  $B_1$ . For example, the decimal number 7 is rep-  
 ... resented in BCD by the word 0111 in which the  
 ... most bit is  $B_8 = 0$ , the second bit is  $B_4 = 1$ ,  
 ... and so forth. **a.** Find a logic circuit based on the  
 ... product of maxterms having output  $A$  that is  
 ... high only if segment  $A$  of the display is to be  
 ... lit. **b.** Repeat for segment  $B$ .

... sign bit of the first number,  $S_2$  is the sign bit  
 ... of the second number, and  $S_T$  is the sign bit of  
 ... the total. Suppose that we want a logic circuit  
 ... with output  $E$  that is high if either overflow  
 ... or underflow has occurred; otherwise,  $E$  is to  
 ... remain low. **a.** Write the truth table. **b.** Find  
 ... an SOP expression composed of minterms for  
 ...  $E$ . **c.** Draw a circuit that yields  $E$ , using AND,  
 ... OR, and NOT gates.

**Section 7.5: Minimization of Logic Circuits**

**\*P7.53. a.** Construct a Karnaugh map for the logic function

$$F = \overline{A}B\overline{C}\overline{D} + A\overline{B}\overline{C}\overline{D} + \overline{A}B\overline{C}D + \overline{A}B\overline{C}D + \overline{A}B\overline{C}\overline{D} + \overline{A}B\overline{C}D + \overline{A}B\overline{C}\overline{D}$$

**b.** Find the minimum SOP expression. **c.** Find the minimum POS expression.

**P7.54.** A logic circuit has inputs  $A$ ,  $B$ , and  $C$ . The output of the circuit is given by

$$D = \sum m(0, 3, 4)$$

- a.** Construct the Karnaugh map for  $D$ .
- b.** Find the minimum SOP expression.
- c.** Find two equally good minimum POS expressions.

**P7.55.** A logic circuit has inputs  $A$ ,  $B$ , and  $C$ . The output of the circuit is given by

$$D = \prod M(1, 3, 4, 6)$$

- a.** Construct the Karnaugh map for  $D$ .
- b.** Find the minimum SOP expression.
- c.** Find the minimum POS expression.

**P7.56. a.** Construct a Karnaugh map for the logic function

$$D = ABC + \overline{A}BC + A\overline{B}C + BC$$

- b.** Find the minimum SOP expression and realize the function, using AND, OR, and NOT gates.
- c.** Find the minimum POS expression and realize the function, using AND, OR, and NOT gates.








Figure P14.22

**P14.23.** Analyze each of the ideal-op-amp circuits shown in Figure P14.23 to find expressions for



(a)



(b)

Figure P14.23

$i_o$ . What is the value of the output impedance for each of these circuits? Why? [Note: The bottom end of the input voltage source is grounded in part (b) of the figure. Thus, say that this source is *floating*.]

**\*P14.24.** Consider the circuit shown in Figure P14.24. **a.** Find an expression for the output voltage in terms of the source current and resistor values. **b.** What value is the output impedance of this circuit? **c.** What value is the input impedance of this circuit? **d.** This circuit can be classified as an ideal amplifier. What is the amplifier type? (See Section 11.6 for a discussion of various ideal-amplifier types.)




Figure P14.24

**P14.25.** Repeat Problem P14.24 for the circuit shown in Figure P14.25.




Figure P14.25

**P14.26.** Consider the circuit shown in Figure P14.26. **a.** Find an expression for the output current

fer function of the filter can be determined. Compute the transfer function for each of these frequencies.

- \* **P6.17.** Consider a circuit for which the output voltage is the running-time integral of the input voltage, as illustrated in Figure P6.17. The input voltage is given by

$$v_{in}(t) = V_{max} \cos(2\pi ft)$$

Find an expression for the output voltage as a function of time. Then find an expression for the transfer function of the integrator. Plot the magnitude and phase of the transfer function versus frequency.




Figure P6.17

- P6.18.** Consider a circuit for which the output voltage is the time derivative of the input voltage, as illustrated in Figure P6.18. The input voltage is given by

$$v_{in}(t) = V_{max} \cos(2\pi ft)$$

Find an expression for the output voltage as a function of time. Then find an expression for the transfer function of the differentiator. Plot the magnitude and phase of the transfer function versus frequency.




Figure P6.18

is

$$v_o(t) = v_{in}(t) + v_{in}(t - 10^{-3})$$

(The output equals the input plus the input delayed by 1 ms.) The input voltage is given by

$$v_{in}(t) = V_{max} \cos(2\pi ft)$$

Find an expression for the output voltage as a function of time. Then find an expression for the transfer function of the system. Use a computer program of your choice to plot the magnitude of the transfer function versus frequency for the range from 0 to 2000 Hz. Comment on the result.

- P6.20.** Repeat Problem P6.19 for

$$v_o(t) = 1000 \int_{t-10^{-3}}^t v_{in}(t) dt$$

### Section 6.2: First-Order Lowpass Filters

- P6.21.** Draw the circuit diagram of a first-order  $RC$  lowpass filter and give the expression for the half-power frequency in terms of the circuit components. Sketch the magnitude and phase of the transfer function versus frequency.


- P6.22.** Repeat Problem P6.21 for a first-order  $RL$  filter.

- P6.23.** Recall that in Chapter 4 we used the time constant to characterize first-order  $RC$  circuits. Find the relationship between the half-power frequency and the time constant.

- \* **P6.24.** An input signal given by

$$v_{in}(t) = 5 \cos(500\pi t) + 5 \cos(1000\pi t) + 5 \cos(2000\pi t)$$

is applied to the lowpass  $RC$  filter shown in Figure P6.24. Find an expression for the output signal.



- 25.** The input with a h by

$$(t) = 4 + 2s$$

Find an

- 26.** Consider what frequency shift equ

- 27.** Suppose a filter with Determini that the

- 28.** A first-order soidal sta 2 kHz. U that the by 0.1 m the input the filter.

- 29.** Suppose tains com 100 Hz to plitude o 100 by p lowpass required compone passing th

- 30.** A first-order signal

$v_{in}$

and the o

$v_{out}$




Figure P6.24

The input signal of a first-order lowpass filter with a half-power frequency of 500 Hz is given

$$v_{in}(t) = 4 + 2 \sin(1000\pi t + 30^\circ) + 5 \cos(30 \times 10^3 \pi t)$$

Find an expression for the output voltage.

Consider a first-order RC lowpass filter. At what frequency (in terms of  $f_B$ ) is the phase shift equal to  $-1^\circ$ ?  $-10^\circ$ ?  $-89^\circ$ ?

Suppose that we need a first-order RC lowpass filter with a half-power frequency of 1 kHz. Determine the value of the capacitance, given that the resistance is 1 k $\Omega$ .

A first-order lowpass filter is operating in sinusoidal steady-state conditions at a frequency of 1 kHz. Using an oscilloscope, it is determined that the positive peak of the output is delayed by 0.1 ms compared with the positive peak of the input. Determine the break frequency of the filter.

Suppose that we have an input signal that contains components that range in frequency from 100 Hz to 10 kHz. We wish to reduce the amplitude of the 10-kHz component by a factor of 10 by passing the signal through a first-order lowpass filter. What half-power frequency is required for the filter? By what factor is a component at 1 kHz changed in amplitude in passing through this filter?

A first-order RC lowpass filter has the input signal

$$v_{in}(t) = \cos(20 \times 10^3 \pi t)$$

Find the output signal

$$v_{out}(t) = \cos(20 \times 10^3 \pi t - \theta)$$

Determine the break frequency of the filter and the value of  $\theta$ .


**P6.31.** Consider the circuit shown in Figure P6.31(a). This circuit consists of a source having an internal resistance of  $R_s$ , an RC lowpass filter, and a load resistance  $R_L$ . **a.** Show that the transfer function of this circuit is given by

$$H(f) = \frac{V_{out}}{V_s} = \frac{R_L}{R_s + R + R_L} \times \frac{1}{1 + j(f/f_B)}$$


in which the half-power frequency  $f_B$  is given by

$$f_B = \frac{1}{2\pi R_t C} \quad \text{where} \quad R_t = \frac{R_L(R_s + R)}{R_L + R_s + R}$$

Notice that  $R_t$  is the parallel combination of  $R_L$  and  $(R_s + R)$ . [Hint: One way to make this problem easier is to rearrange the circuit as shown in Figure P6.31(b) and then to find the Thévenin equivalent for the source and resistances.] **b.** Given that  $C = 1 \mu F$ ,  $R_s = 1 \text{ k}\Omega$ ,  $R = 2 \text{ k}\Omega$ , and  $R_L = 3 \text{ k}\Omega$ , sketch (or use a computer to plot) the magnitude of  $H(f)$  to scale versus frequency up to  $3f_B$ .



(a)



(b)

Figure P6.31