Sciduction: Combining Induction, Deduction and Structure for Verification and Synthesis

(abridged version of DAC slides)


Sanjit A. Seshia

Associate Professor EECS Department UC Berkeley

Design Automation Conference June 5, 2012


A Perspective on Formal Methods





What can we learn? WHAT'S NEXT?

The Human Aspect



The End Goal

Improve designer / programmer creativity and productivity


- Automate tedious tasks
- Enable user to express creative insights
- Correct-by-construction synthesis (from high-level spec.)

E. M. Clarke and E. A. Emerson, 1981:

"We propose a method of constructing concurrent programs in which the *synchronization skeleton of the program is automatically synthesized* from a high-level (branching time) Temporal Logic specification."

(1st sentence of their original model checking paper)

Verification and Synthesis: Where Do We Spend Time?



Artifacts Synthesized in Verification

- Inductive / auxiliary invariants
- Auxiliary specifications (e.g., pre/postconditions, function summaries)
- EVERYTHING IS A SYNTHESIS PROBLEM! Environment assumptions interface specifications
- Abstraction fur
- Interpe

Re lemmas for compositional Julu

Theory lemma instances in SMT solving

Perspectives, so far...

- Verification "=" Synthesis
 - The hard parts of verification involve "synthesis sub-tasks"
- 3 Challenges; Human input is crucial
 - Writing specifications
 - Modeling environment
 - Guiding verification/synthesis engine
- How to help users provide creative input while automating tedious tasks?

The Lens: Examining Human-Computer Interaction in Verification

- User identifies synthesis sub-task

 "Generate abstract model"
 and expresses creative insight
 "Use localization abstraction"

 STRUCTURE HYPOTHESIS
- Tool automates search

 Counterexample-guided abstraction refinement (CEGAR) using DPLL-based SAT solving

 DEDUCTION: General to specific

 +
 INDUCTION: Specific to general

Sciduction

Structure-Constrained Induction and Deduction



Inductive Reasoning (Active Learning: Generalizing from Examples)

Deductive Reasoning ("Lightweight" Logical inference & Constraint solving)





Structure Hypotheses (on artifacts to be synthesized)

Demonstrated Applications

Floating-point to fixed-point

Switching logic synthesis

Structure Hypothesis + Inductive Inference + Deductive Reasoning

Program synthesis


Synthesis from temporal logic


Timing analysis of software


RTL verification

- 10 -


Counterexample-guided Abstraction Refinement involves Synthesis







- sound (over-approximate)
- complete (no spurious counterexamples)



CEGAR

- H = The abstract domain (localization abstraction)
- C_H = Abstract models generated using H




CEGAR

- Learn from spurious counterexamples
 - most over-approximate model satisfying Ψ
- Soundness (trivial): by construction (overapproximation)

Completeness: the original concrete system is in C_H

Induction

Learning algorithm



Synth. Task

- Active learning: choose examples to learn from

CEGAR

Example: Spurious Counterexample

Partially concretize abstract model to rule out spurious counterexample

 CEGAR as Inductive Learning [Anubhav Gupta, PhD thesis 2006]


Synth. Task Structure Hypothesis Structure Hypothesis Top-Level Strategy Subroutines Solves decision problem that is "easier" than original Generates examples, labels for examples, source, etc.

CEGAR

- Model checker
 - Generates counterexample, if one exists
- SAT solver
 - Checks if counterexample is spurious

- 17 -

CEGAR and Sciduction



Related Work: A Sample

[see paper for details]

Instances of Sciduction (also inspiration!)

- CEGAR [Clarke et al., '00]
- Compositional Reasoning, Invariant Generation based on Automata Learning (L*) [Cobleigh et al, '03]
- Counterexample-guided inductive synthesis (CEGIS) [Solar-Lezama et al., '06]

Purely Deductive Generalization

- DPLL-based SAT solvers
- Lazy SMT solvers -- DPLL(T)
- Automata-theoretic synthesis from LTL