 “Noise in Transistor Mixers at Low Frequencies,” Proc. IEE, Vol. 114, May 1967, pp. 611618.
 “Signal Processes in Transistor Mixer Circuits at High Frequencies,” Proc. IEE, Vol. 114, November 1967, pp. 16051612.
 “Noise in Transistor Mixers at High Frequencies,” Proc. IEE, Vol. 115, April 1968, pp. 487495.
 “Integrated Circuit Mixers,” IEEE NEREM Record, Vol. 12, 1970, pp. 6263.
 “CANCER: Computer Analysis of Nonlinear Circuits Excluding Radiation,” (with R. Rohrer, L.W. Nagel and L. Weber), IEEE ISSCC Digest, Vol. 14, 1971, pp. 124125.
 “Computationally Efficient Electronic Circuit Noise Calculations,” (with R.A. Rohrer, L.W. Nagel and L. Weber), IEEE J. SolidState Circuits, Vol. SC6, No. 4, August 1971, pp. 204213.
 “Nonlinearity and Crossmodulation in FieldEffect Transistors,” (with D.M. Miller), IEEE J. SolidState Circuits, Vol. SC6, No. 4, August 1971, pp. 244250.
 “Crossmodulation and Intermodulation in Amplifiers at High Frequencies,” (with M.J. Shensa and R. Eschenbach), IEEE J. SolidState Circuits, Vol. SC7, No. 1, February 1972, pp. 1623.
 “Characterization and Measurement of the Base and Emitter Resistances of Bipolar Transistors,” (with W.M. Sansen), IEEE J. SolidState Circuits, Vol. SC7,
No. 6, December 1972, pp. 492498.
 “An Integrated WideBand VariableGain Amplifier with Maximum Dynamic Range,” (with W.M. Sansen), “Proceedings, 1973 IEEE International Symposium on Circuit Theory,” Toronto, Canada, April 1973, pp. 235238. Published in full in IEEE J. SolidState Circuits, Vol. SC9, No. 4, August 1974, pp. 159166.
 “Computer Simulation of 1/f Noise Performance of Electronic Circuits,” (with L. Nagel and S. Lui), IEEE J. SolidState Circuits, Vol. SC8, No. 3, June 1973, pp. 237240.
 “Distortion in Bipolar Transistor VariableGain Amplifiers,” with W.M. Sansen), IEEE J. SolidState Circuits, Vol. SC8, No. 4, August 1973, pp. 175182.
 “Recent Advances in Monolithic Operational Amplifier Design,” (with P.R. Gray), IEEE
Trans. on Circuit Theory, Vol. CAS21, No. 3, May 1974, pp. 317327.
 “A WideBand Ultralinear Amplifier from 3 to 300 MHz,” (with R. Eschenbach and R. Chin), IEEE J. SolidState Circuits, Vol. SC9, No. 4, August 1974, pp. 167175.
 “A WideBand Feedforward Amplifier,” (with R. Eschenbach and W. Edgerley), IEEE
J. SolidState Circuits, Vol. SC9, No. 6, December 1974, pp. 422428.
 “Relationship Between Frequency Response and Settling Time of Operational Amplifiers,” (with B.Y. Kamath and P.R. Gray), IEEE J. SolidState Circuits, Vol. SC9, No. 6, December 1974, pp. 347352.
 “Distortion in VariableCapacitance Diodes,” (with M.L. Stephens), Proceedings, Eighth Asilomar Conference on Circuits, Systems and Computers, December 1974, pp. 165167. Published in full in IEEE J. SolidState Circuits, Vol. SC10, No. 1, February 1975, pp. 4754.
 “Modular SingleStage Universal Logic Gate,” (with J.R. Gaskill, J.H. Flint, L.R. Weill, and L.J. Micheel), IEEE ISSCC Digest, Vol. 18, 1975, pp. 1415. Published in full in
IEEE J. SolidState Circuits, Vol. SC11, No. 4, August 1976, pp. 529538.
 “The Differential Pair as a TriangleSine Wave Converter,” (with W.M.C. Sansen, S. Lui and S. Peeters), IEEE J. SolidState Circuits, Vol. SC11, June 1976, pp. 418420.
 “LSI Multiplier Using High Speed ULG,” (with J.R. Gaskill, J.H. Flint, L.R. Weill, and L.J. Micheel), IEEE J. SolidState Circuits, Vol. SC11, No. 4, August 1976, pp. 539544.
 “Transistor Design for Low Distortion at High Frequencies,” (with H. Abraham), IEEE
Trans. Electron Devices, Vol. ED23, No. 12, December 1976, pp. 12901297.
 “A LowDistortion Monolithic Wideband Amplifier,” (with K.H. Chan), IEEE
ISSCC Digest, Vol. 20, 1977, pp. 208209. Published in full in IEEE J.
SolidState Circuits, Vol. SC12, No. 6, December 1977, pp. 685690.
 “An Extended Integral Charge Control Transistor Model for High Current DC, AC and Distortion Analysis,” (with D.G. Duff), IEEE ISCAS Proceedings, 1977, pp. 1922.
 Analysis and Design of Analog Integrated Circuits, Wiley, New York,
1977 (with P.R. Gray).
 “A HighVoltage AnalogCompatible I^{2}L Process,” (with D.J. Allstot, T. Wei, S. Lui, and P.R. Gray), IEEE IEDM Digest, December 1977, pp. 175177. Published in full in IEEE J. of SolidState Circuits, Vol. SC13, No. 4, August 1978, pp. 479483.
 “A New NMOS TemperatureStable Voltage Reference,” (with R. Blauschild, P. Tucci, and R. Muller), IEEE ISSCC Digest, Vol. 21, 1978, pp. 5051. Published in full in IEEE J. SolidState Circuits, Vol. SC13, No. 6, December 1978, pp. 767774.
 IntegratedCircuit Operational Amplifiers, (IEEE Press, 1978) Editor.
 “An IonImplanted SubSurface Monolithic Zener Diode,” (with S. Lui and N. Kwan), IEEE J. SolidState Circuits, Vol. SC14, No. 4, August 1979, pp. 782784.
 “MOS Crystal Oscillator Design,” (with D. Soo), IEEE J. SolidState Circuits,
Vol. SC15, No. 2, April 1980, pp. 222228.
 “High Frequency BipolarJFETI^{2}L Process,” (with S.K. Lui), IEEE IEDM
Digest, 1980, pp. 382385. Published in full in IEEE Trans.
on Electron Devices, Vol. ED29, No. 8, August 1982, pp. 13191323.
 “A FourTerminal Wideband Monolithic Amplifier,” (with R. Blauschild), IEEE
ISSCC Digest, Vol. 24, 1981, pp. 186187. Published in full in IEEE J. SolidState Circuits, Vol. SC16, No. 6, December 1981, pp. 634638.
 “A HighFrequency TemperatureStable Monolithic VCO,” (with J. Kukielka), IEEE ISSCC Digest, Vol. 24, pp. 126127. Published in full in IEEE J. SolidState Circuits, Vol. SC16, No. 6, December 1981, pp. 639647.
 “Conditions for StartUp in Crystal Oscillators,” (with M. Unkrich), IEEE
J. SolidState Circuits, Vol. SC17, No. 1, February 1982, pp. 8790.
 “A 4Quadrant MOS Analog Multiplier,” (with D. Soo), IEEE ISSCC Digest,
Vol. 25, February 1982, pp. 3637. Published in full in IEEE J. SolidState Circuits, Vol. SC17, No. 6, December 1982, pp. 11741179.
 “MOS Operational Amplifier Design  A Tutorial Overview,” (with P.R. Gray), IEEE
J. SolidState Circuits, Vol. SC17, No. 6, December 1982 pp. 969983.
 “Noise in Relaxation Oscillators,” (with A. Abidi), IEEE J. SolidState
Circuits, Vol. SC18, No. 6, December 1983, pp. 794804.
 Analysis and Design of Analog Integrated Circuits, Second Edition,
Wiley, New York, 1984, (with P.R. Gray).
 “A OnePin Crystal Oscillator for VLSI Circuits,” (with J. Santos), IEEE J.
SolidState Circuits, Vol. SC19, No. 2, April 1984, pp. 228236.
 “A 750 MS/S NMOS Latched Comparator,” (with D. Soo, et. al.), IEEE ISSCC
Digest, Vol. 28, 1985, pp. 146147.
 “TriangletoSine Wave Conversion with MOS Technology,” (with J. Fattaruso), IEEE
J. SolidState Circuits, Vol. SC20, No. 2, April 1985, pp. 623631.
 “A Low Power, 5V, 150 MHz PLL with Improved Linearity,” (with R.A. Blauschild), IEEE ICCE Digest, June 1985, pp. 122123.
 “Low Distortion SwitchedCapacitor Filter Design Techniques,” (with K. Lee), IEEE J. SolidState Circuits, Vol. SC20, No. 6, December 1985, pp. 11031113.
 “A Wideband LowNoise Monolithic Transimpedance Amplifier,” (with R.A. Blauschild), IEEE J. SolidState Circuits, Vol. SC21, No. 4, August 1986, pp. 530533.
 “Intermodulation in HighFrequency Bipolar Transistor IntegratedCircuit Mixers,” IEEE
J. SolidState Circuits, Vol. SC21, No. 4, August 1986, pp. 534537.
 “OnePin Crystal Oscillator,” (with J. Santos), U.S. Patent 4,600,898, July
15, 1986.
 “ChargeControl Analysis of the CollectorBase SpaceChargeRegion Contribution to Bipolar Transistor Time Constant” (with R.S. Muller), IEEE Trans. on Electron Devices, Vol. ED34, No. 2, February 1987, pp. 450452.
 “A Matched Impedance NMOS Amplifier,” (with K.Y. Toh, IEEE ISSCC Digest, Vol. 30, 1987, pp. 168169.
 “Nonlinear Analog Function Synthesis with MOS Technology,” (with J. Fattaruso), IEEE
1987 Custom Integrated Circuits Conference Digest, pp. 647650.
 “Wideband, LowNoise, Matched Impedance Amplifiers in Submicron MOS Technology,” (with K.Y. Toh, IEEE J. SolidState Circuits, Vol. SC22, No. 6, December 1987, pp.
10311040.
 “MOS Analog Function Synthesis,” (with J. Fattaruso), IEEE J. SolidState Circuits, Vol. SC22, No. 6, December 1987, pp. 10561063.
 “A 250 MHz Monolithic VoltageControlled Oscillator,” (with T.P. Liu), IEEE
ISSCC Digest,Vol. 31, February 1988, pp. 2223. Published
in full in IEEE J. SolidState Circuits, Vol. 25, No. 2, April 1990, pp. 555561.
 “A 350 MHz Bipolar Monolithic PLL,” (with M. Soyeur), IEEE CICC Digest,
May 1988, pp. 961964.
 “An Engineering Model for ShortChannel MOS Devices,” (with K.Y. Toh and P. Ko), IEEE
J. SolidState Circuits, Vol. SC23, No. 4, August 1988, pp. 950958.
 “A Wideband Class AB Monolithic Power Amplifier,” (with W.D. Mack), IEEE
J. SolidState Circuits, Vol. 24, No. 1, February 1989, pp. 712.
 “A Wideband ClassB Video Output Driver,” (with R.A. Blauschild, et
al.), IEEE ISSCC Digest, Vol. 32, February 1989, pp. 7071. Published in
full in IEEE J. SolidState Circuits, Vol. 24, No. 6, December 1989, pp.
15291538.
 “HighFrequency PhaseLocked Loops in Monolithic Bipolar Technology,” (with M. Soyuer),
IEEE J. SolidState Circuits, Vol. 24, No. 3, June 1989, pp. 787795.
 “A New Wideband Darlington Amplifier,” (with C.T. Armijo), IEEE J. SolidState
Circuits, Vol. 24, No. 4, August 1989, pp. 11051109.
 “Frequency Limitations of a Conventional PhaseFrequency Detector,” (with M. Soyeur), IEEE J. SolidState Circuits, Vol. 25, No. 4, August 1990, pp. 10191022.
 “Si ICCompatible Inductors and LC Passive Filters,” (with N. Nguyen), IEEE J.
SolidState Circuits, Vol. 25, No. 4, August 1990, pp. 10281031.
 “Wideband Class AB CRT Cathode Drives,” U.S. Patent 4,999,586, March 12, 1991.
 “A DC to 1GHz Differential Monolithic VariableGain Amplifier,” (with W.D. Mack), IEEE J. SolidState Circuits, Vol. 26, No. 11, November 1991, pp. 16731680.
 “Active Bypass for Inhibiting HighFrequency Supply Voltage Variations in Integrated Circuits,” U.S. Patent 5,049,764, September 17, 1991.
 “A Si Bipolar Monolithic RF Bandpass Amplifier,” (with N. Nguyen), IEEE
J. SolidState Circuits, Vol. 27, No. 1, January 1992, pp. 123127.
 “A 1.8 GHz Monolithic LC VoltageControlled Oscillator,” (with N. Nguyen), IEEE
ISSCC Digest, Vol. 35, February 1992, pp. 158159. Published in full in IEEE J. SolidState Circuits, Vol. 27, No. 3, March 1992, pp. 444450.
 “Principles of Wideband Monolithic Feedback Amplifier Design,” (with C.D. Hull), International Journal of High Speed Electronics, Vol. 3, No. 1, March 1992, pp. 5393.
 “Startup and Frequency Stability in HighFrequency Oscillators,” (with N. Nguyen), IEEE J. SolidState Circuits, Vol. 27, No. 5, May 1992, pp. 810820.
 Analysis and Design of Analog Integrated Circuits, Third Edition,
Wiley, New York, 1992, (with P.R. Gray).
 “New ESD Protection Schemes for BiCMOS Processes with Application to Cellular Radio Design,” (with W.D. Mack), IEEE ISCAS Proceedings, May 1992, pp. 26992702.
 “A Systematic Approach to the Analysis of Noise in Mixers,” (with C.D. Hull), IEEE
Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 40, No. 12, December 1993, pp. 909919.
 “A 1GHz BiCMOS RF FrontEnd IC,” (with W.D. Mack), IEEE J. SolidState Circuits, Vol. 29, No. 3, March 1994, pp. 350355.
 “A Wideband LowNoise VariableGain BiCMOS Transimpedance Amplifier,” (with W.D. Mack), IEEE J. SolidState Circuits,Vol. 29, No. 6, June 1994, pp. 701706.
 “Design Techniques for 1GHz Downconversion ICs Fabricated in a 1µm 13GHz BiCMOS Process,” (with W.D. Mack), Analog Circuit Design, Kluwer, Boston, 1994, pp. 247262.
 “LowPower Monolithic RF Peak Detector Analysis,” IEEE Journal of
SolidState Circuits, Vol. 30, No. 1, January 1995, pp. 6567.
 “Future Directions in Silicon ICs for RF Personal Communications,” (with P.R. Gray), IEEE Custom Integrated Circuits Conference Digest, May 1995, pp. 8390.
 “Modeling and Analysis of Substrate Coupling in Integrated Circuits,” (with R. Gharpurey), IEEE Custom Integrated Circuits Conference Digest, May 1995, pp. 125128.
Published in full in IEEE J. SolidState Circuits, Vol. 31, No. 3, March 1996, pp. 344353.
 “Blocking and Desensitization in RF Amplifiers,” (with A. Wong), IEEE
Journal of SolidState Circuits, Vol. 30, No. 8, August 1995, pp. 944946.
 “Analysis and Simulation of Substrate Coupling in Integrated Circuits,” (with R. Gharpurey), International Journal of Circuit Theory and Applications, Vol. 23, No. 4, JulyAugust 1995, pp. 381394.
 “Monolithic AGC Loop for a 160 Mb/s Transimpedance Amplifier,” (with W.D. Mack), IEEE Journal of SolidState Circuits, Vol. 31, No. 9, September 1996, pp. 13311335.
 “A 2.5 GHz BiCMOS Transceiver for Wireless LAN,” (with W.D. Mack and J. Hageraats), IEEE 1997 ISSCC Digest, pp. 310311. Published in full in IEEE Journal of SolidState Circuits, Vol. 32, No. 12, December 1997, pp. 20972104.
 “Analysis and Optimization of Monolithic Inductors and Transformers for RF ICs,” (with A.M. Niknejad), IEEE 1997 CICC Digest, pp. 375378.
 “A 2.4 GHz Monolithic Mixer for Wireless LAN Applications,” (with K.L. Fong), IEEE
1997 CICC Digest, pp. 185188.
 “A Class AB Monolithic Mixer for 900 MHz Applications,” (with K.L. Fong and C.D. Hull), IEEE Journal of SolidState Circuits, Vol. 32, No. 8, August 1997,
pp. 11661172.
 “HighFrequency Nonlinearity Analysis of CommonEmitter and DifferentialPair Transconductance Stages,” (with K.L. Fong), IEEE Journal of SolidState
Circuits, Vol. 33, No. 4, April 1998, pp. 548555.
 “Numerically Stable Green Function for Modeling and Analysis of Substrate Coupling in Integrated Circuits,” (with A. Niknejad and R. Gharpurey), IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems, Vol. 17, No. 4, April 1998, pp. 305315.
 “Analysis, Design and Optimization of Spiral Inductors and Transformers for RF ICs,” (with A.M. Niknejad), IEEE Journal of SolidState Circuits,
Vol. 33, No. 10, October 1998, pp. 14701481.
 Integrated Circuits for Wireless Communications, IEEE Press, 1999, A. Abidi, P. Gray and R.G. Meyer, Editors.
 “Substrate Optimization Based on SemiAnalytical Techniques,” (with E. Chabon, R. Gharpurey and A. SangiovanniVincentelli), IEEE Transactions on ComputerAided Design, Vol. 18, No. 2, Feb. 1999, pp. 172190.
 “Monolithic RF Active Mixer Design,” (with K.L. Fong), IEEE Transactions on
Circuits and Systems,Vol. 46, No. 3, March 1999, pp. 231239.
 “Noise in CurrentCommutating CMOS Mixers,” (with M.T. Terrovitis), IEEE
Journal of SolidState Circuits,Vol. 34, No. 6, June 1999, pp. 772783.
 “A LowNoise, LowPower VCO with Automatic Amplitude Control for Wireless Applications,” (with M.A. Margarit, J.L. Tham and M.J. Dean), IEEE Journal of SolidState Circuits,Vol. 34, No. 6, June 1999, pp. 761771.
 “Fully Integrated Low Phase Noise Bipolar Differential VCOs at 2.9 and 4.4 GHz,” (with M. Niknejad and J. L. Tham), Proceedings of the European SolidState Circuits Conference, September 1999, pp. 198201.
 “WideDynamicRange VariableGain Amplifier,” U.S.
Patent 6,049,251, April 2000.
 “Phase Noise in LC Oscillators,” (with K. A. Kouznetsov), IEEE Journal of
SolidState Circuits,Vol.35, No. 8, August 2000, pp. 12441248.
 “Intermodulation Distortion in CurrentCommutating CMOS Mixers,” (with M. T. Terrovitis), IEEE Journal of SolidState Circuits,
Vol. 35, No. 10, October 2000, pp. 14611473.
 Design, Simulation and Applications of Inductors and Transformers for Si RF ICs, (with A. M. Niknejad), Kluwer, 2000.
 “Analysis of Eddy Current Losses over Conductive Substrates with Applications to Monolithic Inductors and Transformers,” (with A. M. Niknejad), IEEE Transactions on Microwave Theory and Techniques, Vol. 49, No. 1, January 2001, pp. 166176.
 Analysis and Design of Analog Integrated Circuits,Fourth Edition, (with P. R. Gray, P. J. Hurst and S. H. Lewis), Wiley, New York, 2001.
 Substrate Noise: Analysis and Optimization for Design, (with E. Charbon, R. Gharpurey, P. Miliozzi and A. SangiovanniVincentelli), Kluwer, 2001.
 Tradeoffs in Analog Circuit Design, (with C. Toumazou, et. al.), Kluwer, 2002.
 "Enhanced LC Filter with Tunable Q,” U.S.
Patent 6,307,442, October 23, 2001.
 “Cyclostationary Noise in RadioFrequency
Communication Systems,” (with M.T. Terrovitis and K.S. Kundert), IEEE
Transactions on Circuits and SystemsI. Fundamental Theory and Applications,
Vol. 49, No. 11, November 2002, pp. 16661671.
 “A Wideband LowPhaseNoise CMOS VCO,” (with A. D. Berny and A. M. Niknejad), IEEE 2003 Custom Integrated Circuits Conference Digest, pp. 555558.
 “A 1.8 GHz LC VCO with 1.3 GHz Tuning Range and MixedSignal Amplitude Calibration,” (with A.D. Berny and A.M. Niknejad), IEEE 2004 Symposium on VLSI Circuits Digest, pp. 5457.
 “A DC10 GHz LinearindB Attenuator in 0.13 µm CMOS Technology,” (with H. Dogan and A.M. Niknejad), IEEE 2004 Custom Integrated Circuits Conference Digest, pp. 609612.
 “Analysis and Simulation of Spectral Regrowth in Radio Frequency Power Amplifiers,” (with B. Baytekin), IEEE Journal of SolidState Circuits, Vol. 40, No. 2, February 2005, pp. 370381.
 “A 1.8 GHz LC VCO with 1.3 GHz Tuning Range and Digital Amplitude Calibration,” (with A.D. Berny and A.M. Niknejad), IEEE Journal of SolidState Circuits, Vol. 40, No. 4, April 2005, pp. 909917.
 “A DC2.5 GHz WideDynamicRange Attenuator in 0.13 µm CMOS Technology,” (with H. Dogan and A.M. Niknejad), IEEE 2005 VLSI Circuits Symposium, pp. 9093.
 “A 2.2 GHz SubHarmonic Mixer for Direct Conversion Receivers in 0.13 µm CMOS,” (with H. Jen and S. Rose), IEEE 2006 ISSCC Digest of Technical Papers, pp. 460462.
 “Intermodulation Distortion in CMOS Attenuators and Switches,” (with H. Dogan), IEEE Journal of Solid State Circuits, vol. 42, No. 3, March 2007, pp. 529539.
 “Analysis and Design of RF CMOS Attenuators,” (with H. Dogan and A.M. Niknejad), IEEE Journal of Solid State Circuits, vol. 43, No. 10, October 2008, pp. 22692283.
 “ESD Protection Method for LowBreakdown Integrated Circuits,” U.S. Patent 7,518,846, April 4, 2009.
 “RMS Detector with Automatic Gain Control,” U.S. Patent 7,994,840, August 9, 2011.
 “Low Distortion MOS Attenuator,” U.S. Patent 8,390,359, March 5, 2013.

