

Lecture 16:
Instruction Level Parallelism and Dynamic Execution #1:

March 16, 2001
Prof. David A. Patterson
Computer Science 252
Spring 2001

Recall from Pipelining Review

- Pipeline CPI = Ideal pipeline CPI + Structural Stalls + Data Hazard Stalls + Control Stalls
 - **Ideal pipeline CPI**: measure of the maximum performance attainable by the implementation
 - **Structural hazards**: HW cannot support this combination of instructions
 - **Data hazards**: Instruction depends on result of prior instruction still in the pipeline
 - **Control hazards**: Caused by delay between the fetching of instructions and decisions about changes in control flow (branches and jumps)

3/16/01

CS252/Patterson
Lec 16.1

3/16/01

CS252/Patterson
Lec 16.2

Ideas to Reduce Stalls

Technique	Reduces
Dynamic scheduling	Data hazard stalls
Dynamic branch prediction	Control stalls
Issuing multiple instructions per cycle	Ideal CPI
Speculation	Data and control stalls
Dynamic memory disambiguation	Data hazard stalls involving memory
Loop unrolling	Control hazard stalls
Basic compiler pipeline scheduling	Data hazard stalls
Compiler dependence analysis	Ideal CPI and data hazard stalls
Software pipelining and trace scheduling	Ideal CPI and data hazard stalls
Compiler speculation	Ideal CPI, data and control stalls

Chapter 3 (red arrow pointing down)

Chapter 4 (blue arrow pointing up)

3/16/01

CS252/Patterson
Lec 16.3

3/16/01

CS252/Patterson
Lec 16.4

Instruction-Level Parallelism (ILP)

- Basic Block (BB) ILP is quite small
 - BB: a straight-line code sequence with no branches in except to the entry and no branches out except at the exit
 - average dynamic branch frequency 15% to 25%
 - => 4 to 7 instructions execute between a pair of branches
 - Plus instructions in BB likely to depend on each other
- To obtain substantial performance enhancements, we must exploit ILP across multiple basic blocks
- Simplest: **loop-level parallelism** to exploit parallelism among iterations of a loop
 - Vector is one way
 - If not vector, then either dynamic via branch prediction or static via loop unrolling by compiler

Data Dependence and Hazards

- Instr_j is **data dependent** on Instr_i
Instr_j tries to read operand before Instr_i writes it

```

I: add r1, r2, r3
  ↘
J: sub r4, r1, r3
    
```

- or Instr_j is data dependent on Instr_k which is dependent on Instr_i
- Caused by a "True Dependence" (compiler term)
- If true dependence caused a hazard in the pipeline, called a **Read After Write (RAW) hazard**

3/16/01

CS252/Patterson
Lec 16.5

3/16/01

CS252/Patterson
Lec 16.6

Data Dependence and Hazards

- Dependences are a property of **programs**
- Presence of dependence indicates **potential** for a hazard, but actual hazard and length of any stall is a property of the **pipeline**
- Importance of the data dependencies
 - 1) indicates the possibility of a hazard
 - 2) determines order in which results must be calculated
 - 3) sets an upper bound on how much parallelism can possibly be exploited
- Today looking at HW schemes to avoid hazard

Name Dependence #1: Anti-dependence

- **Name dependence:** when 2 instructions use same register or memory location, called a **name**, but no flow of data between the instructions associated with that name; 2 versions of name dependence
- Instr_j writes operand **before** Instr_i reads it

```

I: sub r4,r1,r3
J: add r1,r2,r3
K: mul r6,r1,r7
  
```

Called an **"anti-dependence"** by compiler writers. This results from reuse of the name **"r1"**

- If anti-dependence caused a hazard in the pipeline, called a **Write After Read (WAR) hazard**

3/16/01

CS252/Patterson
Lec 16.7

3/16/01

CS252/Patterson
Lec 16.8

Name Dependence #2: Output dependence

- Instr_j writes operand **before** Instr_i writes it.

```

I: sub r1,r4,r3
J: add r1,r2,r3
K: mul r6,r1,r7
  
```

- Called an **"output dependence"** by compiler writers. This also results from the reuse of name **"r1"**
- If anti-dependence caused a hazard in the pipeline, called a **Write After Write (WAW) hazard**

ILP and Data Hazards

- HW/SW must preserve **program order**: order instructions would execute in if executed sequentially 1 at a time as determined by original source program
- HW/SW goal: exploit parallelism by preserving program order **only where it affects the outcome of the program**
- Instructions involved in a name dependence can execute simultaneously **if name used** in instructions **is changed** so instructions do not conflict
 - Register renaming resolves name dependence for regs
 - Either by compiler or by HW

3/16/01

CS252/Patterson
Lec 16.9

3/16/01

CS252/Patterson
Lec 16.10

Control Dependencies

- Every instruction is control dependent on some set of branches, and, in general, these control dependencies must be preserved to preserve program order
- ```

if p1 {
 s1;
};
if p2 {
 s2;
}

```
- s1 is control dependent on p1, and s2 is control dependent on p2 but not on p1.

### Control Dependence Ignored

- Control dependence need not be preserved
  - willing to execute instructions that should not have been executed, thereby violating the control dependencies, **if** can do so without affecting correctness of the program
- Instead, 2 properties critical to program correctness are **exception behavior** and **data flow**

3/16/01

CS252/Patterson  
Lec 16.11

3/16/01

CS252/Patterson  
Lec 16.12

### Exception Behavior

- Preserving exception behavior => any changes in instruction execution order must not change how exceptions are raised in program (=> no new exceptions)
- Example:
 

```

DADDU R2,R3,R4
BEQZ R2,L1
LW R1,0(R2)
L1:

```
- Problem with moving LW before BEQZ?

## CS 252 Administrivia

- Project Group Meetings Next Wed March 21
  - No lecture next Wednesday
- Email Project Survey #2 by Monday evening
- Fill out signup sheet for Wednesday discussion

## Data Flow

- **Data flow**: actual flow of data values among instructions that produce results and those that consume them
  - branches make flow dynamic, determine which instruction is supplier of data
- **Example**:

```
DADDU R1, R2, R3
BEQZ R4, L
DSUBU R1, R5, R6
L: ...
OR R7, R1, R8
```
- OR depends on DADDU or DSUBU?  
Must preserve data flow on execution

3/16/01

CS252/Patterson  
Lec 16.13

3/16/01

CS252/Patterson  
Lec 16.14

## Advantages of Dynamic Scheduling

- Handles cases when dependences unknown at compile time
  - (e.g., because they may involve a memory reference)
- It simplifies the compiler
- Allows code that compiled for one pipeline to run efficiently on a different pipeline
- Hardware speculation, a technique with significant performance advantages, that builds on dynamic scheduling

3/16/01

CS252/Patterson  
Lec 16.15

3/16/01

CS252/Patterson  
Lec 16.16

## HW Schemes: Instruction Parallelism

- Key idea: Allow instructions behind stall to proceed

```
DIVD F0, F2, F4
ADD F10, F0, F8
SUBD F12, F8, F14
```
- Enables **out-of-order execution** and allows **out-of-order completion**
- Will distinguish when an instruction **begins execution** and when it **completes execution**; between 2 times, the instruction is **in execution**
- In a dynamically scheduled pipeline, all instructions pass through issue stage in order (**in-order issue**)

## Dynamic Scheduling Step 1

- Simple pipeline had 1 stage to check both structural and data hazards: Instruction Decode (ID), also called Instruction Issue
- Split the ID pipe stage of simple 5-stage pipeline into 2 stages:
- **Issue**—Decode instructions, check for structural hazards
- **Read operands**—Wait until no data hazards, then read operands

3/16/01

CS252/Patterson  
Lec 16.17

3/16/01

CS252/Patterson  
Lec 16.18

## A Dynamic Algorithm: Tomasulo's Algorithm

- For IBM 360/91 (before caches!)
- Goal: High Performance without special compilers
- Small number of floating point registers (4 in 360) prevented interesting compiler scheduling of operations
  - This led Tomasulo to try to figure out how to get more effective registers — **renaming in hardware!**
- Why Study 1966 Computer?
- The descendants of this have flourished!
  - Alpha 21264, HP 8000, MIPS 10000, Pentium III, PowerPC 604, ...



### Tomasulo Example Cycle 2

**Instruction status:**

| Instruction | j   | k   | Issue | Comp | Result | Busy | Address |
|-------------|-----|-----|-------|------|--------|------|---------|
| LD          | F6  | 34+ | R2    | 1    |        | No   |         |
| LD          | F2  | 45+ | R3    | 2    |        | Yes  | 34+R2   |
| MULTD       | F0  | F2  | F4    | 3    |        | Yes  | 45+R3   |
| SUBD        | F8  | F6  | F2    | 4    |        | No   |         |
| DIVD        | F10 | F0  | F6    | 5    |        | No   |         |
| ADD         | F6  | F8  | F2    | 6    |        | No   |         |

**Reservation Stations:**

| Time  | Name | Busy | Op | Vj | Vk | Oj | Ok |
|-------|------|------|----|----|----|----|----|
| Add1  | No   |      |    |    |    |    |    |
| Add2  | No   |      |    |    |    |    |    |
| Add3  | No   |      |    |    |    |    |    |
| Mult1 | No   |      |    |    |    |    |    |
| Mult2 | No   |      |    |    |    |    |    |

**Register result status:**

| Clock | F0 | F2    | F4 | F6    | F8 | F10 | F12 | ... | F30 |
|-------|----|-------|----|-------|----|-----|-----|-----|-----|
| 2     | FU | Load2 |    | Load1 |    |     |     |     |     |

Note: Can have multiple loads outstanding

3/16/01

CS252/Patterson Lec 16.25

### Tomasulo Example Cycle 3

**Instruction status:**

| Instruction | j   | k   | Issue | Comp | Result | Busy | Address |
|-------------|-----|-----|-------|------|--------|------|---------|
| LD          | F6  | 34+ | R2    | 1    |        | No   |         |
| LD          | F2  | 45+ | R3    | 2    |        | Yes  | 34+R2   |
| MULTD       | F0  | F2  | F4    | 3    |        | Yes  | 45+R3   |
| SUBD        | F8  | F6  | F2    | 4    |        | No   |         |
| DIVD        | F10 | F0  | F6    | 5    |        | No   |         |
| ADD         | F6  | F8  | F2    | 6    |        | No   |         |

**Reservation Stations:**

| Time  | Name | Busy  | Op | Vj | Vk | Oj    | Ok    |
|-------|------|-------|----|----|----|-------|-------|
| Add1  | No   |       |    |    |    |       |       |
| Add2  | No   |       |    |    |    |       |       |
| Add3  | No   |       |    |    |    |       |       |
| Mult1 | Yes  | MULTD |    |    |    | R(F4) | Load2 |
| Mult2 | No   |       |    |    |    |       |       |

**Register result status:**

| Clock | F0 | F2    | F4    | F6    | F8 | F10 | F12 | ... | F30 |
|-------|----|-------|-------|-------|----|-----|-----|-----|-----|
| 3     | FU | Mult1 | Load2 | Load1 |    |     |     |     |     |

Note: registers names are removed ("renamed") in Reservation Stations; MULT issued  
Load1 completing; what is waiting for Load1?

3/16/01

CS252/Patterson Lec 16.26

### Tomasulo Example Cycle 4

**Instruction status:**

| Instruction | j   | k   | Issue | Comp | Result | Busy | Address |
|-------------|-----|-----|-------|------|--------|------|---------|
| LD          | F6  | 34+ | R2    | 1    |        | No   |         |
| LD          | F2  | 45+ | R3    | 2    |        | Yes  | 45+R3   |
| MULTD       | F0  | F2  | F4    | 3    |        | Yes  | 45+R3   |
| SUBD        | F8  | F6  | F2    | 4    |        | No   |         |
| DIVD        | F10 | F0  | F6    | 5    |        | No   |         |
| ADD         | F6  | F8  | F2    | 6    |        | No   |         |

**Reservation Stations:**

| Time  | Name | Busy  | Op    | Vj | Vk | Oj    | Ok    |
|-------|------|-------|-------|----|----|-------|-------|
| Add1  | Yes  | SUBD  | M(A1) |    |    |       | Load2 |
| Add2  | No   |       |       |    |    |       |       |
| Add3  | No   |       |       |    |    |       |       |
| Mult1 | Yes  | MULTD |       |    |    | R(F4) | Load2 |
| Mult2 | No   |       |       |    |    |       |       |

**Register result status:**

| Clock | F0 | F2    | F4    | F6    | F8   | F10 | F12 | ... | F30 |
|-------|----|-------|-------|-------|------|-----|-----|-----|-----|
| 4     | FU | Mult1 | Load2 | M(A1) | Add1 |     |     |     |     |

Load2 completing; what is waiting for Load2?

3/16/01

CS252/Patterson Lec 16.27

### Tomasulo Example Cycle 5

**Instruction status:**

| Instruction | j   | k   | Issue | Comp | Result | Busy | Address |
|-------------|-----|-----|-------|------|--------|------|---------|
| LD          | F6  | 34+ | R2    | 1    |        | No   |         |
| LD          | F2  | 45+ | R3    | 2    |        | Yes  | 45+R3   |
| MULTD       | F0  | F2  | F4    | 3    |        | Yes  | 45+R3   |
| SUBD        | F8  | F6  | F2    | 4    |        | No   |         |
| DIVD        | F10 | F0  | F6    | 5    |        | No   |         |
| ADD         | F6  | F8  | F2    | 6    |        | No   |         |

**Reservation Stations:**

| Time  | Name  | Busy | Op    | Vj    | Vk | Oj    | Ok    |
|-------|-------|------|-------|-------|----|-------|-------|
| 2     | Add1  | Yes  | SUBD  | M(A1) |    |       | M(A2) |
| Add2  | No    |      |       |       |    |       |       |
| Add3  | No    |      |       |       |    |       |       |
| 10    | Mult1 | Yes  | MULTD |       |    | R(F4) |       |
| Mult2 | Yes   | DIVD |       |       |    | M(A1) | Mult1 |

**Register result status:**

| Clock | F0 | F2    | F4    | F6    | F8   | F10   | F12 | ... | F30 |
|-------|----|-------|-------|-------|------|-------|-----|-----|-----|
| 5     | FU | Mult1 | M(A2) | M(A1) | Add1 | Mult2 |     |     |     |

Timer starts down for Add1, Mult1

3/16/01

CS252/Patterson Lec 16.28

### Tomasulo Example Cycle 6

**Instruction status:**

| Instruction | j   | k   | Issue | Comp | Result | Busy | Address |
|-------------|-----|-----|-------|------|--------|------|---------|
| LD          | F6  | 34+ | R2    | 1    |        | No   |         |
| LD          | F2  | 45+ | R3    | 2    |        | Yes  | 45+R3   |
| MULTD       | F0  | F2  | F4    | 3    |        | Yes  | 45+R3   |
| SUBD        | F8  | F6  | F2    | 4    |        | No   |         |
| DIVD        | F10 | F0  | F6    | 5    |        | No   |         |
| ADD         | F6  | F8  | F2    | 6    |        | No   |         |

**Reservation Stations:**

| Time  | Name  | Busy | Op    | Vj    | Vk | Oj    | Ok    |
|-------|-------|------|-------|-------|----|-------|-------|
| 1     | Add1  | Yes  | SUBD  | M(A1) |    |       | M(A2) |
| Add2  | Yes   | ADD  |       |       |    |       | Add1  |
| Add3  | No    |      |       |       |    |       |       |
| 9     | Mult1 | Yes  | MULTD | M(A2) |    | R(F4) |       |
| Mult2 | Yes   | DIVD |       |       |    | M(A1) | Mult1 |

**Register result status:**

| Clock | F0 | F2    | F4    | F6   | F8   | F10   | F12 | ... | F30 |
|-------|----|-------|-------|------|------|-------|-----|-----|-----|
| 6     | FU | Mult1 | M(A2) | Add2 | Add1 | Mult2 |     |     |     |

Issue ADD here despite name dependency on F6?

3/16/01

CS252/Patterson Lec 16.29

### Tomasulo Example Cycle 7

**Instruction status:**

| Instruction | j   | k   | Issue | Comp | Result | Busy | Address |
|-------------|-----|-----|-------|------|--------|------|---------|
| LD          | F6  | 34+ | R2    | 1    |        | No   |         |
| LD          | F2  | 45+ | R3    | 2    |        | Yes  | 45+R3   |
| MULTD       | F0  | F2  | F4    | 3    |        | Yes  | 45+R3   |
| SUBD        | F8  | F6  | F2    | 4    |        | No   |         |
| DIVD        | F10 | F0  | F6    | 5    |        | No   |         |
| ADD         | F6  | F8  | F2    | 6    |        | No   |         |

**Reservation Stations:**

| Time  | Name  | Busy | Op    | Vj    | Vk | Oj    | Ok    |
|-------|-------|------|-------|-------|----|-------|-------|
| 0     | Add1  | Yes  | SUBD  | M(A1) |    |       | M(A2) |
| Add2  | Yes   | ADD  |       |       |    |       | M(A2) |
| Add3  | No    |      |       |       |    |       |       |
| 8     | Mult1 | Yes  | MULTD | M(A2) |    | R(F4) |       |
| Mult2 | Yes   | DIVD |       |       |    | M(A1) | Mult1 |

**Register result status:**

| Clock | F0 | F2    | F4    | F6   | F8   | F10   | F12 | ... | F30 |
|-------|----|-------|-------|------|------|-------|-----|-----|-----|
| 7     | FU | Mult1 | M(A2) | Add2 | Add1 | Mult2 |     |     |     |

Add1 (SUBD) completing; what is waiting for it?

3/16/01

CS252/Patterson Lec 16.30

### Tomasulo Example Cycle 8

**Instruction status:**

| Instruction | j   | k   | Issue | Comp | Result | Busy | Address  |
|-------------|-----|-----|-------|------|--------|------|----------|
| LD          | F6  | 34+ | R2    | 1    | 3      | 4    |          |
| LD          | F2  | 45+ | R3    | 2    | 4      | 5    | Load1 No |
| MULTD       | F0  | F2  | F4    | 3    |        |      | Load2 No |
| SUBD        | F8  | F6  | F2    | 4    | 7      | 8    | Load3 No |
| DIVD        | F10 | F0  | F6    | 5    |        |      |          |
| ADD         | F6  | F8  | F2    | 6    |        |      |          |

**Reservation Stations:**

| Time    | Name | Busy  | Op    | Vj    | Vk | Qj | Qk |
|---------|------|-------|-------|-------|----|----|----|
| Add1    | No   |       |       |       |    |    |    |
| 2 Add2  | Yes  | ADD   | (M-M) | M(A2) |    |    |    |
| Add3    | No   |       |       |       |    |    |    |
| 7 Mult1 | Yes  | MULTD | M(A2) | R(F4) |    |    |    |
| Mult2   | Yes  | DIVD  | M(A1) | Mult1 |    |    |    |

**Register result status:**

| Clock | F0 | F2    | F4    | F6 | F8   | F10   | F12   | ... | F30 |
|-------|----|-------|-------|----|------|-------|-------|-----|-----|
| 8     | FU | Mult1 | M(A2) |    | Add2 | (M-M) | Mult2 |     |     |

3/16/01

CS252/Patterson  
Lec 16.31

### Tomasulo Example Cycle 9

**Instruction status:**

| Instruction | j   | k   | Issue | Comp | Result | Busy | Address  |
|-------------|-----|-----|-------|------|--------|------|----------|
| LD          | F6  | 34+ | R2    | 1    | 3      | 4    |          |
| LD          | F2  | 45+ | R3    | 2    | 4      | 5    | Load1 No |
| MULTD       | F0  | F2  | F4    | 3    |        |      | Load2 No |
| SUBD        | F8  | F6  | F2    | 4    | 7      | 8    | Load3 No |
| DIVD        | F10 | F0  | F6    | 5    |        |      |          |
| ADD         | F6  | F8  | F2    | 6    |        |      |          |

**Reservation Stations:**

| Time    | Name | Busy  | Op    | Vj    | Vk | Qj | Qk |
|---------|------|-------|-------|-------|----|----|----|
| Add1    | No   |       |       |       |    |    |    |
| 1 Add2  | Yes  | ADD   | (M-M) | M(A2) |    |    |    |
| Add3    | No   |       |       |       |    |    |    |
| 6 Mult1 | Yes  | MULTD | M(A2) | R(F4) |    |    |    |
| Mult2   | Yes  | DIVD  | M(A1) | Mult1 |    |    |    |

**Register result status:**

| Clock | F0 | F2    | F4    | F6 | F8   | F10   | F12   | ... | F30 |
|-------|----|-------|-------|----|------|-------|-------|-----|-----|
| 9     | FU | Mult1 | M(A2) |    | Add2 | (M-M) | Mult2 |     |     |

3/16/01

CS252/Patterson  
Lec 16.32

### Tomasulo Example Cycle 10

**Instruction status:**

| Instruction | j   | k   | Issue | Comp | Result | Busy | Address  |
|-------------|-----|-----|-------|------|--------|------|----------|
| LD          | F6  | 34+ | R2    | 1    | 3      | 4    | Load1 No |
| LD          | F2  | 45+ | R3    | 2    | 4      | 5    | Load2 No |
| MULTD       | F0  | F2  | F4    | 3    |        |      | Load3 No |
| SUBD        | F8  | F6  | F2    | 4    | 7      | 8    |          |
| DIVD        | F10 | F0  | F6    | 5    |        |      |          |
| ADD         | F6  | F8  | F2    | 6    | 10     |      |          |

**Reservation Stations:**

| Time    | Name | Busy  | Op    | Vj    | Vk | Qj | Qk |
|---------|------|-------|-------|-------|----|----|----|
| Add1    | No   |       |       |       |    |    |    |
| 0 Add2  | Yes  | ADD   | (M-M) | M(A2) |    |    |    |
| Add3    | No   |       |       |       |    |    |    |
| 5 Mult1 | Yes  | MULTD | M(A2) | R(F4) |    |    |    |
| Mult2   | Yes  | DIVD  | M(A1) | Mult1 |    |    |    |

**Register result status:**

| Clock | F0 | F2    | F4    | F6 | F8   | F10   | F12   | ... | F30 |
|-------|----|-------|-------|----|------|-------|-------|-----|-----|
| 10    | FU | Mult1 | M(A2) |    | Add2 | (M-M) | Mult2 |     |     |

3/16/01

CS252/Patterson  
Lec 16.33

- Add2 (ADD) completing; what is waiting for it?

### Tomasulo Example Cycle 11

**Instruction status:**

| Instruction | j   | k   | Issue | Comp | Result | Busy | Address  |
|-------------|-----|-----|-------|------|--------|------|----------|
| LD          | F6  | 34+ | R2    | 1    | 3      | 4    | Load1 No |
| LD          | F2  | 45+ | R3    | 2    | 4      | 5    | Load2 No |
| MULTD       | F0  | F2  | F4    | 3    |        |      | Load3 No |
| SUBD        | F8  | F6  | F2    | 4    | 7      | 8    |          |
| DIVD        | F10 | F0  | F6    | 5    |        |      |          |
| ADD         | F6  | F8  | F2    | 6    | 10     | 11   |          |

**Reservation Stations:**

| Time    | Name | Busy  | Op    | Vj    | Vk | Qj | Qk |
|---------|------|-------|-------|-------|----|----|----|
| Add1    | No   |       |       |       |    |    |    |
| Add2    | No   |       |       |       |    |    |    |
| Add3    | No   |       |       |       |    |    |    |
| 4 Mult1 | Yes  | MULTD | M(A2) | R(F4) |    |    |    |
| Mult2   | Yes  | DIVD  | M(A1) | Mult1 |    |    |    |

**Register result status:**

| Clock | F0 | F2    | F4    | F6 | F8      | F10  | F12   | ... | F30 |
|-------|----|-------|-------|----|---------|------|-------|-----|-----|
| 11    | FU | Mult1 | M(A2) |    | (M-M+N) | M(M) | Mult2 |     |     |

3/16/01

CS252/Patterson  
Lec 16.34

- Write result of ADD here?
- All quick instructions complete in this cycle!

### Tomasulo Example Cycle 12

**Instruction status:**

| Instruction | j   | k   | Issue | Comp | Result | Busy | Address  |
|-------------|-----|-----|-------|------|--------|------|----------|
| LD          | F6  | 34+ | R2    | 1    | 3      | 4    | Load1 No |
| LD          | F2  | 45+ | R3    | 2    | 4      | 5    | Load2 No |
| MULTD       | F0  | F2  | F4    | 3    |        |      | Load3 No |
| SUBD        | F8  | F6  | F2    | 4    | 7      | 8    |          |
| DIVD        | F10 | F0  | F6    | 5    |        |      |          |
| ADD         | F6  | F8  | F2    | 6    | 10     | 11   |          |

**Reservation Stations:**

| Time    | Name | Busy  | Op    | Vj    | Vk | Qj | Qk |
|---------|------|-------|-------|-------|----|----|----|
| Add1    | No   |       |       |       |    |    |    |
| Add2    | No   |       |       |       |    |    |    |
| Add3    | No   |       |       |       |    |    |    |
| 3 Mult1 | Yes  | MULTD | M(A2) | R(F4) |    |    |    |
| Mult2   | Yes  | DIVD  | M(A1) | Mult1 |    |    |    |

**Register result status:**

| Clock | F0 | F2    | F4    | F6 | F8      | F10   | F12   | ... | F30 |
|-------|----|-------|-------|----|---------|-------|-------|-----|-----|
| 12    | FU | Mult1 | M(A2) |    | (M-M+N) | (M-M) | Mult2 |     |     |

3/16/01

CS252/Patterson  
Lec 16.35

### Tomasulo Example Cycle 13

**Instruction status:**

| Instruction | j   | k   | Issue | Comp | Result | Busy | Address  |
|-------------|-----|-----|-------|------|--------|------|----------|
| LD          | F6  | 34+ | R2    | 1    | 3      | 4    | Load1 No |
| LD          | F2  | 45+ | R3    | 2    | 4      | 5    | Load2 No |
| MULTD       | F0  | F2  | F4    | 3    |        |      | Load3 No |
| SUBD        | F8  | F6  | F2    | 4    | 7      | 8    |          |
| DIVD        | F10 | F0  | F6    | 5    |        |      |          |
| ADD         | F6  | F8  | F2    | 6    | 10     | 11   |          |

**Reservation Stations:**

| Time    | Name | Busy  | Op    | Vj    | Vk | Qj | Qk |
|---------|------|-------|-------|-------|----|----|----|
| Add1    | No   |       |       |       |    |    |    |
| Add2    | No   |       |       |       |    |    |    |
| Add3    | No   |       |       |       |    |    |    |
| 2 Mult1 | Yes  | MULTD | M(A2) | R(F4) |    |    |    |
| Mult2   | Yes  | DIVD  | M(A1) | Mult1 |    |    |    |

**Register result status:**

| Clock | F0 | F2    | F4    | F6 | F8      | F10   | F12   | ... | F30 |
|-------|----|-------|-------|----|---------|-------|-------|-----|-----|
| 13    | FU | Mult1 | M(A2) |    | (M-M+N) | (M-M) | Mult2 |     |     |

3/16/01

CS252/Patterson  
Lec 16.36

### Tomasulo Example Cycle 14

**Instruction status:**

| Instruction | j   | k   | Issue | Comp | Result | Load | Busy  | Address |
|-------------|-----|-----|-------|------|--------|------|-------|---------|
| LD          | F6  | 34+ | R2    | 1    | 3      | 4    | Load1 | No      |
| LD          | F2  | 45+ | R3    | 2    | 4      | 5    | Load2 | No      |
| MULTD       | F0  | F2  | F4    | 3    |        |      | Load3 | No      |
| SUBD        | F8  | F6  | F2    | 4    | 7      | 8    |       |         |
| DIVD        | F10 | F0  | F6    | 5    |        |      |       |         |
| ADD         | F6  | F8  | F2    | 6    | 10     | 11   |       |         |

**Reservation Stations:**

| Time    | Name | Busy  | Op    | Vj | Vk | Oj    | Ok    |
|---------|------|-------|-------|----|----|-------|-------|
| Add1    | No   |       |       |    |    |       |       |
| Add2    | No   |       |       |    |    |       |       |
| Add3    | No   |       |       |    |    |       |       |
| 0 Mult1 | Yes  | MULTD | M(A2) |    |    | R(F4) |       |
| 1 Mult2 | Yes  | DIVD  |       |    |    | M(A1) | Mult1 |

**Register result status:**

| Clock | F0 | F2    | F4    | F6      | F8    | F10   | F12 | ... | F30 |
|-------|----|-------|-------|---------|-------|-------|-----|-----|-----|
| 14    | FU | Mult1 | M(A2) | (M-M)+N | (M-M) | Mult2 |     |     |     |

3/16/01

CS252/Patterson  
Lec 16.37

### Tomasulo Example Cycle 15

**Instruction status:**

| Instruction | j   | k   | Issue | Comp | Result | Load | Busy  | Address |
|-------------|-----|-----|-------|------|--------|------|-------|---------|
| LD          | F6  | 34+ | R2    | 1    | 3      | 4    | Load1 | No      |
| LD          | F2  | 45+ | R3    | 2    | 4      | 5    | Load2 | No      |
| MULTD       | F0  | F2  | F4    | 3    | 15     | 16   | Load3 | No      |
| SUBD        | F8  | F6  | F2    | 4    | 7      | 8    |       |         |
| DIVD        | F10 | F0  | F6    | 5    |        |      |       |         |
| ADD         | F6  | F8  | F2    | 6    | 10     | 11   |       |         |

**Reservation Stations:**

| Time    | Name | Busy  | Op    | Vj | Vk | Oj    | Ok    |
|---------|------|-------|-------|----|----|-------|-------|
| Add1    | No   |       |       |    |    |       |       |
| Add2    | No   |       |       |    |    |       |       |
| Add3    | No   |       |       |    |    |       |       |
| 0 Mult1 | Yes  | MULTD | M(A2) |    |    | R(F4) |       |
| 1 Mult2 | Yes  | DIVD  |       |    |    | M(A1) | Mult1 |

**Register result status:**

| Clock | F0 | F2    | F4    | F6      | F8    | F10   | F12 | ... | F30 |
|-------|----|-------|-------|---------|-------|-------|-----|-----|-----|
| 15    | FU | Mult1 | M(A2) | (M-M)+N | (M-M) | Mult2 |     |     |     |

3/16/01

CS252/Patterson  
Lec 16.38

• Mult1 (MULTD) completing; what is waiting for it?

### Tomasulo Example Cycle 16

**Instruction status:**

| Instruction | j   | k   | Issue | Comp | Result | Load | Busy  | Address |
|-------------|-----|-----|-------|------|--------|------|-------|---------|
| LD          | F6  | 34+ | R2    | 1    | 3      | 4    | Load1 | No      |
| LD          | F2  | 45+ | R3    | 2    | 4      | 5    | Load2 | No      |
| MULTD       | F0  | F2  | F4    | 3    | 15     | 16   | Load3 | No      |
| SUBD        | F8  | F6  | F2    | 4    | 7      | 8    |       |         |
| DIVD        | F10 | F0  | F6    | 5    |        |      |       |         |
| ADD         | F6  | F8  | F2    | 6    | 10     | 11   |       |         |

**Reservation Stations:**

| Time     | Name | Busy | Op   | Vj | Vk | Oj    | Ok |
|----------|------|------|------|----|----|-------|----|
| Add1     | No   |      |      |    |    |       |    |
| Add2     | No   |      |      |    |    |       |    |
| Add3     | No   |      |      |    |    |       |    |
| 0 Mult1  | No   |      |      |    |    |       |    |
| 40 Mult2 | Yes  | DIVD | M*F4 |    |    | M(A1) |    |

**Register result status:**

| Clock | F0 | F2   | F4    | F6      | F8    | F10   | F12 | ... | F30 |
|-------|----|------|-------|---------|-------|-------|-----|-----|-----|
| 16    | FU | M*F4 | M(A2) | (M-M)+N | (M-M) | Mult2 |     |     |     |

3/16/01

CS252/Patterson  
Lec 16.39

3/16/01

CS252/Patterson  
Lec 16.40

• Just waiting for Mult2 (DIVD) to complete

Faster than light computation  
(skip a couple of cycles)

### Tomasulo Example Cycle 55

**Instruction status:**

| Instruction | j   | k   | Issue | Comp | Result | Load | Busy  | Address |
|-------------|-----|-----|-------|------|--------|------|-------|---------|
| LD          | F6  | 34+ | R2    | 1    | 3      | 4    | Load1 | No      |
| LD          | F2  | 45+ | R3    | 2    | 4      | 5    | Load2 | No      |
| MULTD       | F0  | F2  | F4    | 3    | 15     | 16   | Load3 | No      |
| SUBD        | F8  | F6  | F2    | 4    | 7      | 8    |       |         |
| DIVD        | F10 | F0  | F6    | 5    |        |      |       |         |
| ADD         | F6  | F8  | F2    | 6    | 10     | 11   |       |         |

**Reservation Stations:**

| Time    | Name | Busy | Op   | Vj | Vk | Oj    | Ok |
|---------|------|------|------|----|----|-------|----|
| Add1    | No   |      |      |    |    |       |    |
| Add2    | No   |      |      |    |    |       |    |
| Add3    | No   |      |      |    |    |       |    |
| 0 Mult1 | No   |      |      |    |    |       |    |
| 1 Mult2 | Yes  | DIVD | M*F4 |    |    | M(A1) |    |

**Register result status:**

| Clock | F0 | F2   | F4    | F6      | F8    | F10   | F12 | ... | F30 |
|-------|----|------|-------|---------|-------|-------|-----|-----|-----|
| 55    | FU | M*F4 | M(A2) | (M-M)+N | (M-M) | Mult2 |     |     |     |

3/16/01

CS252/Patterson  
Lec 16.41

### Tomasulo Example Cycle 56

**Instruction status:**

| Instruction | j   | k   | Issue | Comp | Result | Load | Busy  | Address |
|-------------|-----|-----|-------|------|--------|------|-------|---------|
| LD          | F6  | 34+ | R2    | 1    | 3      | 4    | Load1 | No      |
| LD          | F2  | 45+ | R3    | 2    | 4      | 5    | Load2 | No      |
| MULTD       | F0  | F2  | F4    | 3    | 15     | 16   | Load3 | No      |
| SUBD        | F8  | F6  | F2    | 4    | 7      | 8    |       |         |
| DIVD        | F10 | F0  | F6    | 5    | 56     |      |       |         |
| ADD         | F6  | F8  | F2    | 6    | 10     | 11   |       |         |

**Reservation Stations:**

| Time    | Name | Busy | Op   | Vj | Vk | Oj    | Ok |
|---------|------|------|------|----|----|-------|----|
| Add1    | No   |      |      |    |    |       |    |
| Add2    | No   |      |      |    |    |       |    |
| Add3    | No   |      |      |    |    |       |    |
| 0 Mult1 | No   |      |      |    |    |       |    |
| 0 Mult2 | Yes  | DIVD | M*F4 |    |    | M(A1) |    |

**Register result status:**


| Clock | F0 | F2   | F4    | F6      | F8    | F10   | F12 | ... | F30 |
|-------|----|------|-------|---------|-------|-------|-----|-----|-----|
| 56    | FU | M*F4 | M(A2) | (M-M)+N | (M-M) | Mult2 |     |     |     |

3/16/01

CS252/Patterson  
Lec 16.42

• Mult2 (DIVD) is completing; what is waiting for it?

### Tomasulo Example Cycle 57



- Once again: In-order issue, out-of-order execution and out-of-order completion.

3/16/01

CS252/Patterson Lec 16.43

### Tomasulo Drawbacks

- Complexity**
  - delays of 360/91, MIPS 10000, Alpha 21264, IBM PPC 620 in CA: AQA 2/e, but not in silicon!
- Many associative stores (CDB) at high speed**
- Performance limited by Common Data Bus**
  - Each CDB must go to multiple functional units => high capacitance, high wiring density
  - Number of functional units that can complete per cycle limited to one!
    - Multiple CDBs => more FU logic for parallel assoc stores
- Non-precise interrupts!**
  - We will address this later

3/16/01

CS252/Patterson Lec 16.44

### Tomasulo Loop Example

```

Loop: LD F0 0 R1
 MULTD F4 F0 F2
 SD F4 0 R1
 SUBI R1 R1 #8
 BNEZ R1 Loop


```

- This time assume Multiply takes 4 clocks
- Assume 1st load takes 8 clocks (L1 cache miss), 2nd load takes 1 clock (hit)
- To be clear, will show clocks for SUBI, BNEZ
  - Reality: integer instructions ahead of Fl. Pt. Instructions
- Show 2 iterations

3/16/01

CS252/Patterson Lec 16.45


### Loop Example



3/16/01

CS252/Patterson Lec 16.46


### Loop Example Cycle 1



3/16/01

CS252/Patterson Lec 16.47

### Loop Example Cycle 2




3/16/01

CS252/Patterson Lec 16.48



### Loop Example Cycle 3




- Implicit renaming sets up data flow graph

3/16/01

CS252/Patterson  
Lec 16.49

### Loop Example Cycle 4




- Dispatching SUBI Instruction (not in FP queue)

3/16/01

CS252/Patterson  
Lec 16.50

### Loop Example Cycle 5




- And, BNEZ instruction (not in FP queue)

3/16/01

CS252/Patterson  
Lec 16.51

### Loop Example Cycle 6




- Notice that F0 never sees Load from location 80

3/16/01

CS252/Patterson  
Lec 16.52

### Loop Example Cycle 7




- Register file completely detached from computation
- First and Second iteration completely overlapped

3/16/01

CS252/Patterson  
Lec 16.53

### Loop Example Cycle 8



- Register file completely detached from computation
- First and Second iteration completely overlapped

3/16/01

CS252/Patterson  
Lec 16.54

### Loop Example Cycle 9

**Instruction status:**

| ITER | Instruction | j  | k  | Issue | Comp | Result | Busy   | Addr | Fu |
|------|-------------|----|----|-------|------|--------|--------|------|----|
| 1    | LD          | F0 | 0  | R1    | 1    | 9      | Load1  | Yes  | 80 |
| 1    | MULTD       | F4 | F0 | F2    | 2    |        | Load2  | Yes  | 72 |
| 1    | SD          | F4 | 0  | R1    | 3    |        | Load3  | No   |    |
| 2    | LD          | F0 | 0  | R1    | 6    |        | Store1 | Yes  | 80 |
| 2    | MULTD       | F4 | F0 | F2    | 7    |        | Store2 | Yes  | 72 |
| 2    | SD          | F4 | 0  | R1    | 8    |        | Store3 | No   |    |

**Reservation Stations:**

| Time | Name  | Busy | Op    | Vj    | Vk    | Qj | Qk | Code:          |
|------|-------|------|-------|-------|-------|----|----|----------------|
|      | Add1  | No   |       |       |       |    |    | LD F0 0 R1     |
|      | Add2  | No   |       |       |       |    |    | MULTD F4 F0 F2 |
|      | Add3  | No   |       |       |       |    |    | SD F4 0 R1     |
|      | Mult1 | Yes  | Multd | M[80] | R(F2) |    |    | SUBI R1 R1 #8  |
|      | Mult2 | Yes  | Multd | M[72] | R(F2) |    |    | BNEZ R1 Loop   |

**Register result status**

| Clock | R1 | F0 | F2    | F4    | F6 | F8 | F10 | F12 | ... | F30 |
|-------|----|----|-------|-------|----|----|-----|-----|-----|-----|
| 9     | 72 | Fu | Load2 | Mult2 |    |    |     |     |     |     |

• Load1 completing: who is waiting?  
 Note: Dispatching SUBI

### Loop Example Cycle 10

**Instruction status:**

| ITER | Instruction | j  | k  | Issue | Comp | Result | Busy   | Addr | Fu |
|------|-------------|----|----|-------|------|--------|--------|------|----|
| 1    | LD          | F0 | 0  | R1    | 1    | 9      | Load1  | No   |    |
| 1    | MULTD       | F4 | F0 | F2    | 2    |        | Load2  | Yes  | 72 |
| 1    | SD          | F4 | 0  | R1    | 3    |        | Load3  | No   |    |
| 2    | LD          | F0 | 0  | R1    | 6    | 10     | Store1 | Yes  | 80 |
| 2    | MULTD       | F4 | F0 | F2    | 7    |        | Store2 | Yes  | 72 |
| 2    | SD          | F4 | 0  | R1    | 8    |        | Store3 | No   |    |

**Reservation Stations:**

| Time | Name  | Busy | Op    | Vj    | Vk    | Qj | Qk | Code:          |
|------|-------|------|-------|-------|-------|----|----|----------------|
|      | Add1  | No   |       |       |       |    |    | LD F0 0 R1     |
|      | Add2  | No   |       |       |       |    |    | MULTD F4 F0 F2 |
|      | Add3  | No   |       |       |       |    |    | SD F4 0 R1     |
| 4    | Mult1 | Yes  | Multd | M[80] | R(F2) |    |    | SUBI R1 R1 #8  |
|      | Mult2 | Yes  | Multd | M[72] | R(F2) |    |    | BNEZ R1 Loop   |

**Register result status**

| Clock | R1 | F0 | F2    | F4    | F6 | F8 | F10 | F12 | ... | F30 |
|-------|----|----|-------|-------|----|----|-----|-----|-----|-----|
| 10    | 64 | Fu | Load2 | Mult2 |    |    |     |     |     |     |

• Load2 completing: who is waiting?  
 Note: Dispatching BNEZ

### Loop Example Cycle 11

**Instruction status:**

| ITER | Instruction | j  | k  | Issue | Comp | Result | Busy   | Addr | Fu |
|------|-------------|----|----|-------|------|--------|--------|------|----|
| 1    | LD          | F0 | 0  | R1    | 1    | 9      | Load1  | No   |    |
| 1    | MULTD       | F4 | F0 | F2    | 2    |        | Load2  | No   |    |
| 1    | SD          | F4 | 0  | R1    | 3    |        | Load3  | Yes  | 64 |
| 2    | LD          | F0 | 0  | R1    | 6    | 10     | Store1 | Yes  | 80 |
| 2    | MULTD       | F4 | F0 | F2    | 7    |        | Store2 | Yes  | 72 |
| 2    | SD          | F4 | 0  | R1    | 8    |        | Store3 | No   |    |

**Reservation Stations:**

| Time | Name  | Busy | Op    | Vj    | Vk    | Qj | Qk | Code:          |
|------|-------|------|-------|-------|-------|----|----|----------------|
|      | Add1  | No   |       |       |       |    |    | LD F0 0 R1     |
|      | Add2  | No   |       |       |       |    |    | MULTD F4 F0 F2 |
|      | Add3  | No   |       |       |       |    |    | SD F4 0 R1     |
| 3    | Mult1 | Yes  | Multd | M[80] | R(F2) |    |    | SUBI R1 R1 #8  |
| 4    | Mult2 | Yes  | Multd | M[72] | R(F2) |    |    | BNEZ R1 Loop   |

**Register result status**

| Clock | R1 | F0 | F2    | F4    | F6 | F8 | F10 | F12 | ... | F30 |
|-------|----|----|-------|-------|----|----|-----|-----|-----|-----|
| 11    | 64 | Fu | Load3 | Mult2 |    |    |     |     |     |     |

• Next load in sequence

### Loop Example Cycle 12

**Instruction status:**

| ITER | Instruction | j  | k  | Issue | Comp | Result | Busy   | Addr | Fu |
|------|-------------|----|----|-------|------|--------|--------|------|----|
| 1    | LD          | F0 | 0  | R1    | 1    | 9      | Load1  | No   |    |
| 1    | MULTD       | F4 | F0 | F2    | 2    |        | Load2  | No   |    |
| 1    | SD          | F4 | 0  | R1    | 3    |        | Load3  | Yes  | 64 |
| 2    | LD          | F0 | 0  | R1    | 6    | 10     | Store1 | Yes  | 80 |
| 2    | MULTD       | F4 | F0 | F2    | 7    |        | Store2 | Yes  | 72 |
| 2    | SD          | F4 | 0  | R1    | 8    |        | Store3 | No   |    |

**Reservation Stations:**

| Time | Name  | Busy | Op    | Vj    | Vk    | Qj | Qk | Code:          |
|------|-------|------|-------|-------|-------|----|----|----------------|
|      | Add1  | No   |       |       |       |    |    | LD F0 0 R1     |
|      | Add2  | No   |       |       |       |    |    | MULTD F4 F0 F2 |
|      | Add3  | No   |       |       |       |    |    | SD F4 0 R1     |
| 2    | Mult1 | Yes  | Multd | M[80] | R(F2) |    |    | SUBI R1 R1 #8  |
| 3    | Mult2 | Yes  | Multd | M[72] | R(F2) |    |    | BNEZ R1 Loop   |

**Register result status**

| Clock | R1 | F0 | F2    | F4    | F6 | F8 | F10 | F12 | ... | F30 |
|-------|----|----|-------|-------|----|----|-----|-----|-----|-----|
| 12    | 64 | Fu | Load3 | Mult2 |    |    |     |     |     |     |

• Why not issue third multiply?

### Loop Example Cycle 13

**Instruction status:**

| ITER | Instruction | j  | k  | Issue | Comp | Result | Busy   | Addr | Fu |
|------|-------------|----|----|-------|------|--------|--------|------|----|
| 1    | LD          | F0 | 0  | R1    | 1    | 9      | Load1  | No   |    |
| 1    | MULTD       | F4 | F0 | F2    | 2    |        | Load2  | No   |    |
| 1    | SD          | F4 | 0  | R1    | 3    |        | Load3  | Yes  | 64 |
| 2    | LD          | F0 | 0  | R1    | 6    | 10     | Store1 | Yes  | 80 |
| 2    | MULTD       | F4 | F0 | F2    | 7    |        | Store2 | Yes  | 72 |
| 2    | SD          | F4 | 0  | R1    | 8    |        | Store3 | No   |    |

**Reservation Stations:**

| Time | Name  | Busy | Op    | Vj    | Vk    | Qj | Qk | Code:          |
|------|-------|------|-------|-------|-------|----|----|----------------|
|      | Add1  | No   |       |       |       |    |    | LD F0 0 R1     |
|      | Add2  | No   |       |       |       |    |    | MULTD F4 F0 F2 |
|      | Add3  | No   |       |       |       |    |    | SD F4 0 R1     |
| 1    | Mult1 | Yes  | Multd | M[80] | R(F2) |    |    | SUBI R1 R1 #8  |
| 2    | Mult2 | Yes  | Multd | M[72] | R(F2) |    |    | BNEZ R1 Loop   |

**Register result status**

| Clock | R1 | F0 | F2    | F4    | F6 | F8 | F10 | F12 | ... | F30 |
|-------|----|----|-------|-------|----|----|-----|-----|-----|-----|
| 13    | 64 | Fu | Load3 | Mult2 |    |    |     |     |     |     |

• Why not issue third store?

### Loop Example Cycle 14

**Instruction status:**

| ITER | Instruction | j  | k  | Issue | Comp | Result | Busy   | Addr | Fu |
|------|-------------|----|----|-------|------|--------|--------|------|----|
| 1    | LD          | F0 | 0  | R1    | 1    | 9      | Load1  | No   |    |
| 1    | MULTD       | F4 | F0 | F2    | 2    | 14     | Load2  | No   |    |
| 1    | SD          | F4 | 0  | R1    | 3    |        | Load3  | Yes  | 64 |
| 2    | LD          | F0 | 0  | R1    | 6    | 10     | Store1 | Yes  | 80 |
| 2    | MULTD       | F4 | F0 | F2    | 7    |        | Store2 | Yes  | 72 |
| 2    | SD          | F4 | 0  | R1    | 8    |        | Store3 | No   |    |

**Reservation Stations:**

| Time | Name  | Busy | Op    | Vj    | Vk    | Qj | Qk | Code:          |
|------|-------|------|-------|-------|-------|----|----|----------------|
|      | Add1  | No   |       |       |       |    |    | LD F0 0 R1     |
|      | Add2  | No   |       |       |       |    |    | MULTD F4 F0 F2 |
|      | Add3  | No   |       |       |       |    |    | SD F4 0 R1     |
| 0    | Mult1 | Yes  | Multd | M[80] | R(F2) |    |    | SUBI R1 R1 #8  |
| 1    | Mult2 | Yes  | Multd | M[72] | R(F2) |    |    | BNEZ R1 Loop   |

**Register result status**

| Clock | R1 | F0 | F2    | F4    | F6 | F8 | F10 | F12 | ... | F30 |
|-------|----|----|-------|-------|----|----|-----|-----|-----|-----|
| 14    | 64 | Fu | Load3 | Mult2 |    |    |     |     |     |     |

• Mult1 completing. Who is waiting?

### Loop Example Cycle 15

**Instruction status:**

| ITER | Instruction | j  | k  | Issue | Comp | Result | Busy | Addr   | Fu                  |
|------|-------------|----|----|-------|------|--------|------|--------|---------------------|
| 1    | LD          | F0 | 0  | R1    | 1    | 9      | 10   | Load1  | No                  |
| 1    | MULTD       | F4 | F0 | F2    | 2    | 14     | 15   | Load2  | No                  |
| 1    | SD          | F4 | 0  | R1    | 3    | 18     | 19   | Load3  | Yes 64              |
| 2    | LD          | F0 | 0  | R1    | 6    | 10     | 11   | Store1 | Yes 80 <b>80*R1</b> |
| 2    | MULTD       | F4 | F0 | F2    | 7    | 15     | 16   | Store2 | Yes 72 <b>72*R2</b> |
| 2    | SD          | F4 | 0  | R1    | 8    | 18     | 19   | Store3 | No                  |

**Reservation Stations:**

| Time  | Name | Busy  | Op    | Vj    | Vk | Qj | Qk | Code:          |
|-------|------|-------|-------|-------|----|----|----|----------------|
| Add1  | No   |       |       |       |    |    |    | LD F0 0 R1     |
| Add2  | No   |       |       |       |    |    |    | MULTD F4 F0 F2 |
| Add3  | No   |       |       |       |    |    |    | SD F4 0 R1     |
| Mult1 | No   |       |       |       |    |    |    | SUBI R1 R1 #8  |
| Mult2 | Yes  | Multd | M[72] | R(F2) |    |    |    | BNEZ R1 Loop   |

**Register result status**

| Clock | R1 | F0 | F2    | F4    | F6 | F8 | F10 | F12 | ... | F30 |
|-------|----|----|-------|-------|----|----|-----|-----|-----|-----|
| 15    | 64 | Fu | Load3 | Mult2 |    |    |     |     |     |     |

• Mult2 completing. Who is waiting?

3/16/01

CS252/Patterson  
Lec 16.61

### Loop Example Cycle 16

**Instruction status:**

| ITER | Instruction | j  | k  | Issue | Comp | Result | Busy | Addr   | Fu                  |
|------|-------------|----|----|-------|------|--------|------|--------|---------------------|
| 1    | LD          | F0 | 0  | R1    | 1    | 9      | 10   | Load1  | No                  |
| 1    | MULTD       | F4 | F0 | F2    | 2    | 14     | 15   | Load2  | No                  |
| 1    | SD          | F4 | 0  | R1    | 3    | 18     | 19   | Load3  | Yes 64              |
| 2    | LD          | F0 | 0  | R1    | 6    | 10     | 11   | Store1 | Yes 80 <b>80*R1</b> |
| 2    | MULTD       | F4 | F0 | F2    | 7    | 15     | 16   | Store2 | Yes 72 <b>72*R2</b> |
| 2    | SD          | F4 | 0  | R1    | 8    | 18     | 19   | Store3 | No                  |

**Reservation Stations:**

| Time  | Name | Busy  | Op    | Vj    | Vk | Qj | Qk | Code:          |
|-------|------|-------|-------|-------|----|----|----|----------------|
| Add1  | No   |       |       |       |    |    |    | LD F0 0 R1     |
| Add2  | No   |       |       |       |    |    |    | MULTD F4 F0 F2 |
| Add3  | No   |       |       |       |    |    |    | SD F4 0 R1     |
| Mult1 | Yes  | Multd | R(F2) | Load3 |    |    |    | SUBI R1 R1 #8  |
| Mult2 | No   |       |       |       |    |    |    | BNEZ R1 Loop   |

**Register result status**

| Clock | R1 | F0 | F2    | F4    | F6 | F8 | F10 | F12 | ... | F30 |
|-------|----|----|-------|-------|----|----|-----|-----|-----|-----|
| 16    | 64 | Fu | Load3 | Mult1 |    |    |     |     |     |     |

3/16/01

CS252/Patterson  
Lec 16.62

### Loop Example Cycle 17

**Instruction status:**

| ITER | Instruction | j  | k  | Issue | Comp | Result | Busy | Addr   | Fu                  |
|------|-------------|----|----|-------|------|--------|------|--------|---------------------|
| 1    | LD          | F0 | 0  | R1    | 1    | 9      | 10   | Load1  | No                  |
| 1    | MULTD       | F4 | F0 | F2    | 2    | 14     | 15   | Load2  | No                  |
| 1    | SD          | F4 | 0  | R1    | 3    | 18     | 19   | Load3  | Yes 64              |
| 2    | LD          | F0 | 0  | R1    | 6    | 10     | 11   | Store1 | Yes 80 <b>80*R1</b> |
| 2    | MULTD       | F4 | F0 | F2    | 7    | 15     | 16   | Store2 | Yes 72 <b>72*R2</b> |
| 2    | SD          | F4 | 0  | R1    | 8    | 18     | 19   | Store3 | Yes 64 <b>Mult1</b> |

**Reservation Stations:**

| Time  | Name | Busy  | Op    | Vj    | Vk | Qj | Qk | Code:          |
|-------|------|-------|-------|-------|----|----|----|----------------|
| Add1  | No   |       |       |       |    |    |    | LD F0 0 R1     |
| Add2  | No   |       |       |       |    |    |    | MULTD F4 F0 F2 |
| Add3  | No   |       |       |       |    |    |    | SD F4 0 R1     |
| Mult1 | Yes  | Multd | R(F2) | Load3 |    |    |    | SUBI R1 R1 #8  |
| Mult2 | No   |       |       |       |    |    |    | BNEZ R1 Loop   |

**Register result status**

| Clock | R1 | F0 | F2    | F4    | F6 | F8 | F10 | F12 | ... | F30 |
|-------|----|----|-------|-------|----|----|-----|-----|-----|-----|
| 17    | 64 | Fu | Load3 | Mult1 |    |    |     |     |     |     |

3/16/01

CS252/Patterson  
Lec 16.63

### Loop Example Cycle 18

**Instruction status:**

| ITER | Instruction | j  | k  | Issue | Comp | Result | Busy | Addr   | Fu                  |
|------|-------------|----|----|-------|------|--------|------|--------|---------------------|
| 1    | LD          | F0 | 0  | R1    | 1    | 9      | 10   | Load1  | No                  |
| 1    | MULTD       | F4 | F0 | F2    | 2    | 14     | 15   | Load2  | No                  |
| 1    | SD          | F4 | 0  | R1    | 3    | 18     | 19   | Load3  | Yes 64              |
| 2    | LD          | F0 | 0  | R1    | 6    | 10     | 11   | Store1 | Yes 80 <b>80*R1</b> |
| 2    | MULTD       | F4 | F0 | F2    | 7    | 15     | 16   | Store2 | Yes 72 <b>72*R2</b> |
| 2    | SD          | F4 | 0  | R1    | 8    | 18     | 19   | Store3 | Yes 64 <b>Mult1</b> |

**Reservation Stations:**

| Time  | Name | Busy  | Op    | Vj    | Vk | Qj | Qk | Code:          |
|-------|------|-------|-------|-------|----|----|----|----------------|
| Add1  | No   |       |       |       |    |    |    | LD F0 0 R1     |
| Add2  | No   |       |       |       |    |    |    | MULTD F4 F0 F2 |
| Add3  | No   |       |       |       |    |    |    | SD F4 0 R1     |
| Mult1 | Yes  | Multd | R(F2) | Load3 |    |    |    | SUBI R1 R1 #8  |
| Mult2 | No   |       |       |       |    |    |    | BNEZ R1 Loop   |

**Register result status**

| Clock | R1 | F0 | F2    | F4    | F6 | F8 | F10 | F12 | ... | F30 |
|-------|----|----|-------|-------|----|----|-----|-----|-----|-----|
| 18    | 64 | Fu | Load3 | Mult1 |    |    |     |     |     |     |

3/16/01

CS252/Patterson  
Lec 16.64

### Loop Example Cycle 19

**Instruction status:**

| ITER | Instruction | j  | k  | Issue | Comp | Result | Busy | Addr   | Fu                  |
|------|-------------|----|----|-------|------|--------|------|--------|---------------------|
| 1    | LD          | F0 | 0  | R1    | 1    | 9      | 10   | Load1  | No                  |
| 1    | MULTD       | F4 | F0 | F2    | 2    | 14     | 15   | Load2  | No                  |
| 1    | SD          | F4 | 0  | R1    | 3    | 18     | 19   | Load3  | Yes 64              |
| 2    | LD          | F0 | 0  | R1    | 6    | 10     | 11   | Store1 | No                  |
| 2    | MULTD       | F4 | F0 | F2    | 7    | 15     | 16   | Store2 | Yes 72 <b>72*R2</b> |
| 2    | SD          | F4 | 0  | R1    | 8    | 18     | 19   | Store3 | Yes 64 <b>Mult1</b> |

**Reservation Stations:**

| Time  | Name | Busy  | Op    | Vj    | Vk | Qj | Qk | Code:          |
|-------|------|-------|-------|-------|----|----|----|----------------|
| Add1  | No   |       |       |       |    |    |    | LD F0 0 R1     |
| Add2  | No   |       |       |       |    |    |    | MULTD F4 F0 F2 |
| Add3  | No   |       |       |       |    |    |    | SD F4 0 R1     |
| Mult1 | Yes  | Multd | R(F2) | Load3 |    |    |    | SUBI R1 R1 #8  |
| Mult2 | No   |       |       |       |    |    |    | BNEZ R1 Loop   |

**Register result status**

| Clock | R1 | F0 | F2    | F4    | F6 | F8 | F10 | F12 | ... | F30 |
|-------|----|----|-------|-------|----|----|-----|-----|-----|-----|
| 19    | 56 | Fu | Load3 | Mult1 |    |    |     |     |     |     |

3/16/01

CS252/Patterson  
Lec 16.65

### Loop Example Cycle 20

**Instruction status:**

| ITER | Instruction | j  | k  | Issue | Comp | Result | Busy | Addr   | Fu                  |
|------|-------------|----|----|-------|------|--------|------|--------|---------------------|
| 1    | LD          | F0 | 0  | R1    | 1    | 9      | 10   | Load1  | Yes 56              |
| 1    | MULTD       | F4 | F0 | F2    | 2    | 14     | 15   | Load2  | No                  |
| 1    | SD          | F4 | 0  | R1    | 3    | 18     | 19   | Load3  | Yes 64              |
| 2    | LD          | F0 | 0  | R1    | 6    | 10     | 11   | Store1 | No                  |
| 2    | MULTD       | F4 | F0 | F2    | 7    | 15     | 16   | Store2 | No                  |
| 2    | SD          | F4 | 0  | R1    | 8    | 18     | 19   | Store3 | Yes 64 <b>Mult1</b> |

**Reservation Stations:**

| Time  | Name | Busy  | Op    | Vj    | Vk | Qj | Qk | Code:          |
|-------|------|-------|-------|-------|----|----|----|----------------|
| Add1  | No   |       |       |       |    |    |    | LD F0 0 R1     |
| Add2  | No   |       |       |       |    |    |    | MULTD F4 F0 F2 |
| Add3  | No   |       |       |       |    |    |    | SD F4 0 R1     |
| Mult1 | Yes  | Multd | R(F2) | Load3 |    |    |    | SUBI R1 R1 #8  |
| Mult2 | No   |       |       |       |    |    |    | BNEZ R1 Loop   |

**Register result status**

| Clock | R1 | F0 | F2    | F4    | F6 | F8 | F10 | F12 | ... | F30 |
|-------|----|----|-------|-------|----|----|-----|-----|-----|-----|
| 20    | 56 | Fu | Load1 | Mult1 |    |    |     |     |     |     |

• Once again: In-order issue, out-of-order execution and out-of-order completion.

3/16/01

CS252/Patterson  
Lec 16.66

## Why can Tomasulo overlap iterations of loops?

- **Register renaming**
  - Multiple iterations use different physical destinations for registers (dynamic loop unrolling).
- **Reservation stations**
  - Permit instruction issue to advance past integer control flow operations
  - Also buffer old values of registers - totally avoiding the WAR stall that we saw in the scoreboard.
- **Other perspective: Tomasulo building data flow dependency graph on the fly.**

3/16/01

CS252/Patterson  
Lec 16.67

3/16/01

CS252/Patterson  
Lec 16.68

## Tomasulo's scheme offers 2 major advantages

- the distribution of the hazard detection logic
  - distributed reservation stations and the CDB
  - If multiple instructions waiting on single result, & each instruction has other operand, then instructions can be released simultaneously by broadcast on CDB
  - If a centralized register file were used, the units would have to read their results from the registers when register buses are available.
- (2) the elimination of stalls for WAW and WAR hazards

## What about Precise Interrupts?

- Tomasulo had:
  - In-order issue, out-of-order execution, and out-of-order completion**
- Need to "fix" the out-of-order completion aspect so that we can find precise breakpoint in instruction stream.

3/16/01

CS252/Patterson  
Lec 16.69

3/16/01

CS252/Patterson  
Lec 16.70


## Relationship between precise interrupts and speculation:

- Speculation is a form of guessing.
- **Important for branch prediction:**
  - Need to "take our best shot" at predicting branch direction.
- **If we speculate and are wrong, need to back up and restart execution to point at which we predicted incorrectly:**
  - This is exactly same as precise exceptions!
- **Technique for both precise interrupts/exceptions and speculation: *in-order completion or commit***

## HW support for precise interrupts

- Need HW buffer for results of uncommitted instructions: **reorder buffer**

- 3 fields: instr, destination, value
- Use reorder buffer number instead of reservation station when execution completes
- Supplies operands between execution complete & commit
- (Reorder buffer can be operand source => more registers like RS)
- Instructions **commit**
- Once instruction commits, result is put into register
- As a result, easy to undo speculated instructions on mispredicted branches **or exceptions**



3/16/01

CS252/Patterson  
Lec 16.71


3/16/01

CS252/Patterson  
Lec 16.72

## Four Steps of Speculative Tomasulo Algorithm

- 1. Issue**—get instruction from FP Op Queue  
If reservation station and reorder buffer slot free, issue instr & send operands & reorder buffer no. for destination (this stage sometimes called "dispatch")
- 2. Execution**—operate on operands (EX)  
When both operands ready then execute; if not ready, watch CDB for result; when both in reservation station, execute; checks RAW (sometimes called "issue")
- 3. Write result**—finish execution (WB)  
Write on Common Data Bus to all awaiting FUs & reorder buffer; mark reservation station available.
- 4. Commit**—update register with reorder result  
When instr. at head of reorder buffer & result present, update register with result (or store to memory) and remove instr from reorder buffer. Mispredicted branch flushes reorder buffer (sometimes called "graduation")

## What are the hardware complexities with reorder buffer (ROB)?



- How do you find the latest version of a register?
  - (As specified by Smith paper) need associative comparison network
  - Could use future file or just use the register result status buffer to track which specific reorder buffer has received the value
- Need as many ports on ROB as register file

3/16/01

CS252/Patterson  
Lec 16.73

3/16/01

CS252/Patterson  
Lec 16.74

## Summary

- Reservations stations: *implicit register renaming* to larger set of registers + buffering source operands
  - Prevents registers as bottleneck
  - Avoids WAR, WAW hazards of Scoreboard
  - Allows loop unrolling in HW
- Not limited to basic blocks (integer units gets ahead, beyond branches)
- Today, helps cache misses as well
  - Don't stall for L1 Data cache miss (insufficient ILP for L2 miss?)
- Lasting Contributions
  - Dynamic scheduling
  - Register renaming
  - Load/store disambiguation
- 360/91 descendants are Pentium III; PowerPC 604; MIPS R10000; HP-PA 8000; Alpha 21264