IS61C64AH 8K x 8 HIGH-SPEED CMOS STATIC RAM

OCTOBER 1997

FEATURES

- High-speed access time: 12, 15, 20, 25 ns
- Automatic power-down when chip is deselected
- CMOS low power operation
 - 450 mW (typical) operating
 - 250 μW (typical) standby
- TTL compatible interface levels
- Single 5V power supply
- Fully static operation: no clock or refresh required
- Three state outputs
- Two Chip Enables (CE1 and CE2) for simple memory expansion


DESCRIPTION

The *ISSI* IS61C64AH is a very high-speed, low power, 8192-word by 8-bit static RAM. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 12 ns with low power consumption.

When $\overline{CE1}$ is HIGH or CE2 is LOW (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 250 μ W (typical) with CMOS input levels.

Easy memory expansion is provided by using two Chip Enable inputs, $\overline{CE1}$ and CE2. The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory.

The IS61C64AH is packaged in the JEDEC standard 28-pin, 300-mil DIP, SOJ AND 330-mil SOP.



FUNCTIONAL BLOCK DIAGRAM

ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 1997, Integrated Silicon Solution, Inc.

PIN CONFIGURATION 28-Pin DIP, SOJ and SOP

NC [1	28 🛛 VCC
A12	2	27 🗌 WE
A7 [3	26 🗌 CE2
A6 🗌	4	25 🗌 A8
A5 🗌	5	24 🗌 A9
A4 [6	23 🗌 A11
A3 [7	22 🛛 OE
A2 [8	21 🗌 A10
A1 [9	20 CE1
A0 [10	19 🛛 I/O7
I/O0 [11	18 🛛 I/O6
I/O1 [12	17 🗌 I/O5
I/O2 [13	16 🛛 I/O4
	14	15 🛛 I/O3
'		

PIN DESCRIPTIONS

A0-A12	Address Inputs
CE1	Chip Enable 1 Input
CE2	Chip Enable 2 Input
ŌĒ	Output Enable Input
WE	Write Enable Input
I/00-I/07	Input/Output
Vcc	Power
GND	Ground

TRUTH TABLE

Mode	WE	CE1	CE2	ŌĒ	I/O Operation	Vcc Current
Not Selected	Х	Н	Х	Х	High-Z	ISB1, ISB2
(Power-down)	Х	Х	L	Х	High-Z	ISB1, ISB2
Output Disabled	Н	L	Н	Н	High-Z	lcc
Read	Н	L	Н	L	Dout	Icc
Write	L	L	Н	Х	DIN	Icc

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
Vterm	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C
Ρτ	Power Dissipation	1.0	W
Ιουτ	DC Output Current (LOW)	20	mA

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

Range	Ambient Temperature	Vcc
Commercial	0°C to +70°C	5V ± 10%
Industrial ⁽¹⁾	–40°C to +85°C	$5V \pm 10\%$

Notes:

1. Industrial supplement specification available upon request.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min., Iон = -4.0 mA	2.4	_	V
Vol	Output LOW Voltage	Vcc = Min., IoL = 8.0 mA		0.4	V
Vін	Input HIGH Voltage		2.2	Vcc + 0.5	V
VIL	Input LOW Voltage ⁽¹⁾		-0.5	0.8	V
LI	Input Leakage	$GND \le VIN \le Vcc$	-2	2	μΑ
Ilo	Output Leakage	$GND \le VOUT \le Vcc$, Outputs Disabled	-2	2	μΑ

Notes:

1. $V_{IL} = -3.0V$ for pulse width less than 10 ns.

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions	-12 Min.			ns Max.		ns Max.		öns Max.	Unit
lcc	Vcc Dynamic Operating Supply Current	Vcc = Max., lout = 0 mA, f = fmax	_	175	_	135	_	120	—	110	mA
ISB1	TTL Standby Current (TTL Inputs)	$\label{eq:Vcc} \begin{array}{l} Vcc = Max.,\\ ViN = ViH \text{ or } ViL\\ \hline \hline CE1 \geq ViH \text{ or}\\ CE2 \leq ViL, \ f = 0 \end{array}$	_	30	_	20	_	20	_	20	mA
ISB2	CMOS Standby Current (CMOS Inputs)	$\label{eq:constraint} \begin{array}{l} Vcc = Max.,\\ \hline CE1 \geq Vcc - 0.2V,\\ CE2 \leq 0.2V,\\ ViN \geq Vcc - 0.2V, \text{ or}\\ ViN \leq 0.2V, \ f=0 \end{array}$		10	_	6	_	6	_	6	mA

Notes:

1. At f = fMAX, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

CAPACITANCE^(1,2)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	$V_{IN} = 0V$	5	pF
Соит	Output Capacitance	Vout = 0V	7	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz, Vcc = 5.0V.

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	-12 Min.	ns Max.	-15 Min.	ns Max.	-20 Min.	ns Max.	-25 Min.	ns Max.	Unit
trc	Read Cycle Time	12	_	15		20	_	25	_	ns
taa	Address Access Time	_	12	_	15	_	20	_	25	ns
tона	Output Hold Time	3	_	3		3	_	3	_	ns
tACE1	CE1 Access Time	_	12	_	15	_	20	_	25	ns
tACE2	CE2 Access Time	_	12	_	15	_	20	_	25	ns
t DOE	OE Access Time	_	6	_	7	_	7	_	9	ns
tlzoe ⁽²⁾	OE to Low-Z Output	0	_	0		0	_	0	_	ns
thzoe ⁽²⁾	OE to High-Z Output	_	5	_	6	_	7	_	9	ns
tLZCE1 ⁽²⁾	CE1 to Low-Z Output	2	_	3		3	_	3	_	ns
tLZCE2 ⁽²⁾	CE2 to Low-Z Output	2	_	3		3	_	3	_	ns
tHZCE ⁽²⁾	CE1 or CE2 to High-Z Output	_	6	_	8	_	10	_	12	ns
tpu ⁽³⁾	CE1 or CE2 to Power-Up	0	_	0		0	_	0	_	ns
tPD ⁽³⁾	CE1 or CE2 to Power-Down	_	12	_	15	_	20	_	20	ns

Notes:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.


2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

3. Not 100% tested.

AC TEST CONDITIONS


Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing	1.5V
and Reference Level	
Output Load	See Figures 1a and 1b

AC TEST LOADS




AC WAVEFORMS

READ CYCLE NO. 1^(1,2)



READ CYCLE NO. 2^(1,3)



Notes:

- 1. $\overline{\text{WE}}$ is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , $\overline{CE1} = V_{IL}$, $CE2 = V_{IH}$.
- 3. Address is valid prior to or coincident with $\overline{CE1}$ LOW and CE2 HIGH transitions.

WRITE CYCLE SWITCHING CHARACTERISTICS^(1,3) (Over Operating Range)

		-12	ns	-15	ns	-20	ns	-25	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	12	—	15	_	20	_	25	_	ns
tsce1	CE1 to Write End	10	_	12	_	17		22	_	ns
tsce2	CE2 to Write End	10	_	12	_	17		22	_	ns
taw	Address Setup Time to Write End	10	_	12	_	15	_	20	—	ns
t ha	Address Hold from Write End	0	_	0	_	0		0	_	ns
t sa	Address Setup Time	0	_	0	_	0		0	_	ns
$t_{PWE^{(4)}}$	WE Pulse Width	8	_	10	_	12	_	15	—	ns
tsd	Data Setup to Write End	8	_	9	_	10		12	_	ns
thd	Data Hold from Write End	0	_	0	_	0	_	0	_	ns
thzwe ⁽²⁾	WE LOW to High-Z Output	_	6	_	8	_	10		12	ns
tlzwe ⁽²⁾	WE HIGH to Low-Z Output	0	_	0	_	0	_	0	_	ns

Notes:


1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.

2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


3. The internal write time is defined by the overlap of CE1 LOW, CE2 HIGH and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

AC WAVEFORMS

WRITE CYCLE NO. 1 (WE Controlled)^(1,2)



WRITE CYCLE NO. 2 (CE1, CE2 Controlled)^(1,2)



Notes:

- 1. The internal write time is defined by the overlap of CE1 LOW, CE2 HIGH and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
- 2. I/O will assume the High-Z state if $\overline{OE} = V_{IH}$.

ORDERING INFORMATION

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
12	IS61C64AH-12N IS61C64AH-12J	300-mil Plastic DIP 300-mil Plastic SOJ
15	IS61C64AH-15N IS61C64AH-15J	300-mil Plastic DIP 300-mil Plastic SOJ
20	IS61C64AH-20N IS61C64AH-20J	300-mil Plastic DIP 300-mil Plastic SOJ
25	IS61C64AH-25N IS61C64AH-25J IS61C64AH-25U	300-mil Plastic DIP 300-mil Plastic SOJ 330-mil Plastic SOP



Integrated Silicon Solution, Inc.

2231 Lawson Lane Santa Clara, CA 95054 Fax: (408) 588-0806 Toll Free: 1-800-379-4774 http://www.issiusa.com