

Recall: Four requirements for Deadlock

• Mutual exclusion

- Only one thread at a time can use a resource.

- · Hold and wait
 - Thread holding at least one resource is waiting to acquire additional resources held by other threads
- No preemption
 - Resources are released only voluntarily by the thread holding the resource, after thread is finished with it
- · Circular wait
 - There exists a set $\{T_1, ..., T_n\}$ of waiting threads
 - » T_1 is waiting for a resource that is held by T_2
 - » T_2 is waiting for a resource that is held by T_3
 - » ...
 - » T_n is waiting for a resource that is held by T_1

Recall: Ways of preventing deadlock

- Force all threads to request resources in a particular order preventing any cyclic use of resources
 - Example (x.P, y.P, z.P,...)
 - » Make tasks request disk, then memory, then...
- · Banker's algorithm:
 - Allocate resources dynamically
 - » Evaluate each request and grant if some ordering of threads is still deadlock free afterward
 - » Technique: pretend each request is granted, then run deadlock detection algorithm, and grant request if result is deadlock free (conservative!)
 - Keeps system in a "SAFE" state, i.e. there exists a sequence {T₁, T₂, ..., T_n} with T₁ requesting all remaining resources, finishing, then T₂ requesting all remaining resources, etc..
 - Algorithm allows the sum of maximum resource needs of all current threads to be greater than total resources

3/7/19

Can Priority Inversion cause Deadlock?



Virtualizing Resources



- Physical Reality:
 - Different Processes/Threads share the same hardware
 - Need to multiplex CPU (Just finished: scheduling)
 - Need to multiplex use of Memory (starting today)
 - Need to multiplex disk and devices (later in term)
- Why worry about memory sharing?
 - The complete working state of a process and/or kernel is defined by its data in memory (and registers)
 - Consequently, cannot just let different threads of control use the same memory
 - » Physics: two different pieces of data cannot occupy the same locations in memory
 - Probably don't want different threads to even have access to each other's memory if in different processes (protection)

Recall: Single and Multithreaded Processes

Next Objective



- Threads encapsulate concurrency
 - "Active" component of a process
- Address spaces encapsulate protection
 - Keeps buggy program from trashing the system
 - "Passive" component of a process

Important Aspects of Memory Multiplexing

- Protection:
 - Prevent access to private memory of other processes
 - » Different pages of memory can be given special behavior (Read Only, Invisible to user programs, etc).
 - » Kernel data protected from User programs
 - » Programs protected from themselves
- Controlled overlap:
 - Separate state of threads should not collide in physical memory. Obviously, unexpected overlap causes chaos!
 - Conversely, would like the ability to overlap when desired (for communication)
- Translation:
 - Ability to translate accesses from one address space (virtual) to a different one (physical)
 - When translation exists, processor uses virtual addresses, physical memory uses physical addresses
 - Side effects:
 - » Can be used to avoid overlap
 - » Can be used to give uniform view of memory to programs

Kubiatowicz CS162 ©UCB Spring 2019

CB Spring 2019

3/7/19

Lec 12.9

Recall: Loading



Binding of Instructions and Data to Memory



Binding of Instructions and Data to Memory



Second copy of program from previous example



Multi-step Processing of a Program for Execution

- Preparation of a program for execution involves components at:
 - Compile time (i.e., "gcc")
 - Link/Load time (UNIX "Id" does link)
 - Execution time (e.g., dynamic libs)
- Addresses can be bound to final values anywhere in this path
 - Depends on hardware support
 - Also depends on operating system
- Dynamic Libraries
 - Linking postponed until execution
 - Small piece of code (i.e. the *stub*), locates appropriate memory-resident library routine
 - Stub replaces itself with the address of the routine, and executes routine



Second copy of program from previous example



Recall: Uniprogramming

- Uniprogramming (no Translation or Protection)
 - Application always runs at same place in physical memory since only one application at a time
 - Application can access any physical address





3/7/19

Multiprogramming (primitive stage)

- Multiprogramming without Translation or Protection
 - Must somehow prevent address overlap between threads



- » Common in early days (... till Windows 3.x, 95?)
- With this solution, no protection: bugs in any program can cause other programs to crash or even the OS



Kubiatowicz CS162 ©UCB Spring 2019

Multiprogramming (Version with Protection)

 Can we protect programs from each other without translation?



- -Yes: use two special registers BaseAddr and LimitAddr to prevent user from straying outside designated area
 - » Cause error if user tries to access an illegal address
- During switch, kernel loads new base/limit from PCB (Process Control Block)

Kubiatowicz CS162 ©UCB Spring 2019

3/7/19

» User not allowed to change base/limit registers

Lec 12.18

Recall: General Address translation



- Recall: Address Space:
 - All the addresses and state a process can touch
 - Each process and kernel has different address space
- Consequently, two views of memory:
 - View from the CPU (what program sees, virtual memory)
 - View from memory (physical memory)
 - Translation box (MMU) converts between the two views
- Translation \Rightarrow much easier to implement protection!
 - If task A cannot even gain access to task B's data, no way for A to adversely affect B
- With translation, every program can be linked/loaded into same region of user address space

Lec 12.19

Lec 12.17

Recall: Base and Bounds (was from CRAY-1)



- Could use base/bounds for dynamic address translation – translation happens at execution:
 - Alter address of every load/store by adding "base"
 - Generate error if address bigger than limit
- Gives program the illusion that it is running on its own dedicated machine, with memory starting at 0
 - Program gets continuous region of memory
 - -Addresses within program do not have to be relocated when program placed in different region of DRAM

Issues with Simple B&B Method



- Fragmentation problem over time
 - Not every process is same size \Rightarrow memory becomes fragmented over time
- Missing support for sparse address space
 - Would like to have multiple chunks/program (Code, Data, Stack, Heap, etc)
- Hard to do inter-process sharing
 - Want to share code segments when possible
 - Want to share memory between processes
- Helped by providing multiple segments per process

3/7/19

Kubiatowicz CS162 ©UCB Spring 2019

More Flexible Segmentation



Implementation of Multi-Segment Model



- Error check catches offset out of range
- As many chunks of physical memory as entries - Segment addressed by portion of virtual address
 - However, could be included in instruction instead: » x86 Example: mov [es:bx],ax.
- What is "V/N" (valid / not valid)?
 - Can mark segments as invalid; requires check as well

Intel x86 Special Registers

Kubiatowicz CS162 ©UCB Spring 2019



Lec 12.23

Lec 12.21

3/7/19

Lec 12.22

Administrivia

- Project 1
 - Code Due tomorrow (3/8)
 - Final Report due Tuesday (3/12)
- Midterm 1 Regrade Reguests
 - Due Monday (3/11)
 - Don't just send request to send it! (We may regrade everything if it is a specious request for points - you might lose points...!)
- Midterm 2: Thursday 4/4
 - Ok, this is a few weeks and after Spring Break
 - Will definitely include Scheduling material (lecture 10)
 - Up to and including some material from lecture 17
 - Probably try to have a Midterm review in early part of that week Stay tuned

2	17	11	,
0			1

Kubiatowicz CS162 ©UCB Spring 2019

Lec 12.25

Example: Four Segments (16 bit addresses)



Example: Four Segments (16 bit addresses)



Example: Four Segments (16 bit addresses)



Kubiatowicz CS162 ©UCB Spring 2019

Example: Four Segments (16 bit addresses)



Example of Segment Translation (16bit address)

0x240	main:	la \$	a0, varx			_
0x244		jal	strlen	Seg ID #	Base	Limit
 0x260	ctnlon:		tva a count	0 (code)	0x4000	0x0800
0x364	loop:	lb	\$t0, (\$a0)	1 (data)	0x4800	0x1400
0x368	•	beq	\$r0,\$t0, done	2 (shared)	0xF000	0x1000
 0×1050	vary	 dw	0x31/159	3 (stack)	0x0000	0x3000
074070	Var A	uw	07014100			

Let's simulate a bit of this code to see what happens (PC=0x240):

1.	Fetch 0x0240 (0000 0010 0100 0000). Virtual segment #? 0; Offset? Physical address? Base=0x4000, so physical addr=0x4240 Fetch instruction at 0x4240. Get "la \$a0, varx" Move 0x4050 \rightarrow \$a0, Move PC+4 \rightarrow PC	0x240
3/7/19	Kubiatowicz CS162 ©UCB Spring 2019	Lec 12.30

Example of Segment Translation (16bit address)

0x240	main:	la \$	a0, varx			_
0x244		jal	strlen	Seg ID #	Base	Limit
 0x260	ctnlon.		tva a count	0 (code)	0x4000	0x0800
0x364	loop:	lb	\$t0, (\$a0)	1 (data)	0x4800	0x1400
0x368		beq	<pre>\$r0,\$t0, done</pre>	2 (shared)	0xF000	0x1000
 0x4050	Vany	 dw	0v31/150	3 (stack)	0x0000	0x3000
074030	varx	uw	07014100			

Let's simulate a bit of this code to see what happens (PC=0x240):

- Fetch 0x0240 (0000 0010 0100 0000). Virtual segment #? 0; Offset? 0x240 Physical address? Base=0x4000, so physical addr=0x4240 Fetch instruction at 0x4240. Get "Ia \$a0, varx" Move 0x4050 → \$a0, Move PC+4→PC
- 2. Fetch 0x244. Translated to Physical=0x4244. Get "jal strlen" Move 0x0248 \rightarrow \$ra (return address!), Move 0x0360 \rightarrow PC

Example of Segment Translation (16bit address)

0x240	main:	la \$	a0, varx	-			_
0x244		jal	strlen		Seg ID #	Base	Limit
			.		0 (code)	0x4000	0x0800
0x360	strlen:	li	\$v0, 0 ;count		$\frac{1}{1}$ (data)	0×1900	0x1400
0x364	loop:	1b	\$t0, (\$a0)		T (uala)	0,4000	071400
0x368		beq	\$r0,\$t0, done		2 (shared)	0xF000	0x1000
					3 (stack)	0x0000	0x3000
0x4050	varx	dw	0x314159		- (/		

Let's simulate a bit of this code to see what happens (PC=0x240):

- Fetch 0x0240 (0000 0010 0100 0000). Virtual segment #? 0; Offset? 0x240 Physical address? Base=0x4000, so physical addr=0x4240 Fetch instruction at 0x4240. Get "la \$a0, varx" Move 0x4050 → \$a0, Move PC+4→PC
- 2. Fetch 0x244. Translated to Physical=0x4244. Get "jal strlen" Move 0x0248 \rightarrow \$ra (return address!), Move 0x0360 \rightarrow PC
- 3. Fetch 0x360. Translated to Physical=0x4360. Get "li \$v0, 0" Move 0x0000 \rightarrow \$v0, Move PC+4 \rightarrow PC

Example of Segment Translation (16bit address)

0x0240	main:	la \$	a0, varx			
0x0244		jal	strlen	Seg ID #	Base	Limit
 0x0360	ctnlon.		typ a count	0 (code)	0x4000	0x0800
0x0364	loon.	11 1h	\$+0 (\$20)	1 (data)	0x4800	0x1400
0x0368	1000.	beq	\$r0,\$t0, done	2 (shared)	0xF000	0x1000
 0x4050	varx	 dw	0x314159	3 (stack)	0x0000	0x3000

Let's simulate a bit of this code to see what happens (PC=0x0240):

- Fetch 0x0240 (0000 0010 0100 0000). Virtual segment #? 0; Offset? 0x240 Physical address? Base=0x4000, so physical addr=0x4240 Fetch instruction at 0x4240. Get "la \$a0, varx" Move 0x4050 → \$a0, Move PC+4→PC
- 2. Fetch 0x0244. Translated to Physical=0x4244. Get "jal strlen" Move 0x0248 \rightarrow \$ra (return address!), Move 0x0360 \rightarrow PC
- 3. Fetch 0x0360. Translated to Physical=0x4360. Get "li \$v0, 0" Move 0x0000 → \$v0, Move PC+4→PC
- Fetch 0x0364. Translated to Physical=0x4364. Get "lb \$t0, (\$a0)" Since \$a0 is 0x4050, try to load byte from 0x4050 Translate 0x4050 (0100 0000 0101 0000). Virtual segment #? 1; Offset? 0x50 Physical address? Base=0x4800, Physical addr = 0x4850,

	Load Byte from	0x4850→\$t0,	Move PC+4→PC
3/7/19	-	Kubiatowic	z CS162 ©UCB Spring 2

```
3/7/19
```

Spring 2019

Observations about Segmentation

	 Virtual address space has holes 	
Limit		
1×0800	 Segmentation efficient for sparse address spaces 	
0x1400	 A correct program should never address gaps (except a mentioned in moment) 	S
0x1000	» If it does, trap to kernel and dump core	
0x3000	• When it is OK to address outside valid range?	
	– This is how the stack and heap are allowed to grow	
0x240	 For instance, stack takes fault, system automatically increases size of stack 	
	 Need protection mode in segment table 	
	- For example, code segment would be read-only	
	Data and stack would be read write (stores allowed)	
	– Data and stack would be read-write (stores allowed)	
	 Shared segment could be read-only or read-write 	
	 What must be saved/restored on context switch? 	
	 Segment table stored in CPU, not in memory (small) 	
set? 0x50	 Might store all of processes memory onto disk when switched (called "swapping") 	
Lec 12.33	3/7/19 Kubiatowicz CS162 ©UCB Spring 2019	Lec 12.34

What if not all segments fit into memory?



- Extreme form of Context Switch: Swapping
 - In order to make room for next process, some or all of the previous process is moved to disk
 - » Likely need to send out complete segments
 - This greatly increases the cost of context-switching
- What might be a desirable alternative?
 - Some way to keep only active portions of a process in memory at any one time
 - Need finer granularity control over physical memory

3/7/19

Lec 12.35

3/7/19

Problems with Segmentation

- Must fit variable-sized chunks into physical memory
- May move processes multiple times to fit everything
- Limited options for swapping to disk
- Fragmentation: wasted space
 - External: free gaps between allocated chunks
 - Internal: don't need all memory within allocated chunks



How to Implement Paging?



- Resides in physical memory
- Contains physical page and permission for each virtual page » Permissions include: Valid bits, Read, Write, etc
- Virtual address mapping
 - Offset from Virtual address copied to Physical Address » Example: 10 bit offset \Rightarrow 1024-byte pages
 - Virtual page # is all remaining bits
 - » Example for 32-bits: 32-10 = 22 bits, i.e. 4 million entries
 - » Physical page # copied from table into physical address
 - Check Page Table bounds and permissions

3/7/19

Lec 12.39

3/7/19

Simple Page Table Example









Summary: Paging



Page Table Discussion

- What needs to be switched on a context switch? - Page table pointer and limit
- Analysis
 - Pros
 - » Simple memory allocation
 - » Easy to share
 - Con: What if address space is sparse?
 - » E.g., on UNIX, code starts at 0, stack starts at $(2^{31}-1)$ » With 1K pages, need 2 million page table entries!
 - Con: What if table really big?
 - » Not all pages used all the time \Rightarrow would be nice to have working set of page table in memory
- How about multi-level paging or combining paging and segmentation?



Kubiatowicz CS162 ©UCB Spring 2019

Lec 12.46



Summary: Two-Level Paging



Summary: Two-Level Paging



What about Sharing (Complete Segment)?



Multi-level Translation: Segments + Pages

- What about a tree of tables?
 - Lowest level page table \Rightarrow memory still allocated with bitmap Higher levels often segmented
- Could have any number of levels. Example (top segment):



Multi-level Translation Analysis

- Pros:
 - Only need to allocate as many page table entries as we need for application
 - » In other wards, sparse address spaces are easy
 - Easy memory allocation
 - Easy Sharing
 - » Share at segment or page level (need additional reference counting)
- Cons:
 - One pointer per page (typically 4K 16K pages today)
 - Page tables need to be contiguous
 - » However, previous example keeps tables to exactly one page in size
 - Two (or more, if >2 levels) lookups per reference
 » Seems very expensive!

3/7/19

Summary

 Segment Ma Segment r Segment r Segment l Often co Can col Each segn Offset (Page Tables Memory di Virtual page table Offset of v Large page Multi-Level T Virtual add Permit spate 	apping registers within processor D associated with each access omes from portion of virtual address me from bits in instruction instead (x86) nent contains base and limit informat rest of address) adjusted by adding bas invided into fixed-sized chunks of mer ge number from virtual address mapp to physical page number irtual address same as physical add the tables can be placed into virtual m Tables dress mapped to series of tables arse population of address space	tion e mory ped through ress emory
3/7/19	Kubiatowicz CS162 ©UCB Spring 2019	Lec 12.53