

30nm ultra-thin-body SOI MOSFET with selectively deposited Ge raised S/D

Yang-Kyu Choi, Yoo-Chan Jeon, Pushkar Ranade, Hideki Takeuchi, Tsu-Jae King, Jeffrey Bokor, and Chenming Hu

Department of Electrical Engineering and Computer Sciences
University of California, Berkeley, CA 94720, USA
Phone : 1-510-643-2558, E-mail : ykchoi@eecs.berkeley.edu

Abstract

MOSFETs with selectively deposited Ge raised S/D implemented in 8nm ultra-thin-body (UTB) SOI are demonstrated. The Ge is selectively deposited by LPCVD and annealed at a low temperature using RTA (650°C, 20sec). Devices with gate length down to 30nm are obtained with 8nm UTB and show excellent short-channel behavior.

Introduction

Fully depleted Silicon-On-Insulator (SOI) technology has the advantages of lower junction capacitance and better subthreshold swing [1]. However, the conventional fully depleted SOI MOSFET is known to have worse short-channel effects than bulk MOSFETs and partially depleted SOI MOSFETs [2]. The ultra-thin-body (UTB) structure eliminates the leakage paths between source and drain [3] [4] and provide a more evolutionary alternative to the vertical or surround-gate MOSFET for deep-sub-tenth micron technology. It overcomes the dopant-number fluctuation or V_t fluctuation scaling limit as well. Thicker self-aligned source and drain (S/D) structures minimize parasitic series resistance to achieve excellent performance. Selective Ge deposition is a promising technique for making the thicker S/D and also has the benefit of a low thermal budget. It is much simpler and provides lower parasitic overlap capacitance than a resist and poly etch-back process [4]. Also it is fully CMOS compatible.

Device Fabrication

100nm thickness p-type ($<1.0 \times 10^{15} \text{ cm}^{-3}$) SOI films (BOX=400nm) were reduced to 8nm by thermal oxidation. Isolation was achieved with a simple silicon etch as shown in Fig 1 a. The 2nm thin gate oxide was grown at 750 °C in 13min and annealed at 900 °C in 30min. N+ in-situ doped poly-Si was deposited and hard mask oxide was deposited to shield the gate polysilicon during Ge deposition.

Gates down to 30nm were patterned as shown in Fig. 2 a and double spacers composed of an inner oxide and an outer nitride were formed as shown in Fig. 1 b. The purpose of the double spacers is to protect the thin-body active area during the spacer etch, which consisted of a dry etch followed by a wet etch using HF.

160nm Ge was selectively deposited on the thin-body Si active areas to make a self-aligned raised S/D as shown in Fig. 1 c and Fig. 2 b. No Ge was

deposited on the spacer nitride and hard mask oxide because of the extremely high selectivity. The selective Ge deposition was performed using conventional LPCVD. The process conditions were 350 °C, 300mTorr, and 200sccm GeH_4 . High dosage phosphor implantation followed. A 650 °C, 20sec RTA was used for activation and device fabrication was completed with a 400 °C forming gas anneal.

MOSFET Characteristics

Fig. 3 shows the I_{ds} - V_{ds} characteristics for a 30nm gate length device ($W=10\mu\text{m}$). The saturation current is low due to high series resistance. The measured series resistance is $1\text{k}\Omega$ and ΔL is 10nm. The RTA conditions for this novel process have not yet been optimized.

Fig. 4 shows I_{ds} - V_{gs} characteristics for a 30nm gate length device. 30nm NMOS with 8nm UTB shows excellent short-channel behavior. Subthreshold swing is 73mV/dec. The threshold voltage is very low ($-0.20\text{V}@100\text{nA}/\mu\text{m}$ and -0.11V for linear extrapolation) This is caused by low body doping ($<1.0 \times 10^{15} \text{ cm}^{-3}$). V_t can be adjusted using gate work function engineering [4] [5].

Fig. 5 shows V_t roll-off characteristics, which is dependent on body thickness. Fig. 6 shows subthreshold swing as a function of body thickness. Subthreshold swing is less sensitive to channel length with a thinner body. Short-channel effects are more suppressed with the thinner body, as expected. If the gate length (L_g) is larger than twice the body thickness (T_{si}), the device is successfully scaled down.

Conclusion

A 30nm gate length with 8nm thin body nMOSFET is demonstrated. A selective Ge deposition process is used to form self-aligned raised S/D. This novel process provides low thermal budget and CMOS compatibility and with further optimization of post-deposition annealing conditions, should result in low parasitic resistance and capacitance for excellent performance.

Acknowledgement

This research is sponsored by DARPA AME Program under Contract N66001-97-1-8910.

References

- [1] C. Hu, *Japan Journal of Appl Phys.*, 1994, p. 365.
- [2] L. T. Su et al., *IEEE SOI conference*, 1993, p.112.
- [3] B. Yu et al., *ISDRS*, 1997, p. 623.
- [4] Y.-K. Choi et al., *IEDM Tech. Dig.*, 1999, p. 919.
- [5] T.-J. King et al., *IEEE Trans. on Elelc. Dev.*, 1994, p. 228.




Fig. 1 Process flow of selective Ge S/D UTB SOI device.




Fig. 2 SEM pictures of (a) 30nm gate length and (b) selectively deposited Ge raised S/D.




Fig. 3 UTB SOI nMOSFET I_{ds} - V_{ds} characteristics of 30nm gate length and 8nm T_{si} ($W=10\mu m$).




Fig. 4 UTB SOI nMOSFET I_{ds} - V_{gs} characteristics of 30nm gate length and 8nm T_{si} ($W=10\mu m$).




Fig. 5 Threshold voltage dependence on gate length (L_g) and body thickness (T_{si}).




Fig. 6 Subthreshold swing dependence on gate length (L_g) and body thickness (T_{si}).