Synthesis of Asynchronous Delay
Insensitive Circuits
Direct synthesis from synchronous language
(Verilog)
Have to implement all i-sets, i.e.
all variables are implemented “1-hot”
All final
circuits are binary
All
variables have to be acknowledged by special acknowledgement
circuit which generate “done” signal.
Use of MV
variables saves power/area