T. Hanyu and M. Kameyama, “A 200 MHz pipelined
multiplier using 1.5 V-supply
multiple-valued
MOS current-mode circuits with dual-rail source-coupled logic”,
IEEE Journal of
Solid-Statee Circuits, 1995
A. Jain, R. Bolton and M.
Abd El-Barr, “CMOS Multi-Valued Logic Design”, IEEE Trans. on Circuits and
Systems, Aug.
1993.