| CS294: Probabilistically Checkable and Interactive Proofs | February 2, 2017 |
| :--- | :--- |
| Doubly-Efficient Interactive Proofs |  |
| Instructor: Alessandro Chiesa \& Igor Shinkar | Scribe: Lynn Chua |

## 1 Introduction

In Shamir's protocol, the running time of an honest prover on a QBF with $n$ variables and $m$ clauses is $2^{O(n)}$. Consider a machine $M$ that runs in time $T$ and space $S$. We would like an interactive proof to demonstrate to the verifier that $M(x)=1$. The recursion for this computation has depth $\log T$, and at each level there are $S$ possiblities. Hence an honest prover runs in time $\geq 2^{S \log T}$, which is inefficient.

Our meta-goal is to delegate tractable computations to untrusted parties, and for the verification that the computation was executed correctly to be considerably faster than performing the computation. For $x \in L \in \operatorname{TimeSpace}(T, S)$, ideally in an interactive proof system we would like the prover to run in poly $(T, S)$ and verifier to run in poly $\log (T, S)$.

Theorem 1 (Goldwasser, Kalai, Rothblum, 08, [GKR15]) Let L be a language that is decidable by a family of $O(\log S(n))$-space uniform circuits of size $S(n)$ and depth $D(n)$. Then $L$ has an interactive proof such that the following properties are satisfied.

- Prover runs in time poly $(S, D)$.
- Verifier runs in time $n \operatorname{poly}(D, \log S)$.
- Communication complexity (number of rounds) is poly $(D, \log S)$.
- Public coin.

The proof of this theorem will take a few lectures. For today we remove the assumption of uniformity. Instead, we assume that the verifier has oracle access to information about the wires of the circuit. This is the "bare-bones protocol" in the paper [GKR15][Section 3].

## 2 Preliminaries

We assume that the circuit $C: \mathbb{F}^{n} \rightarrow \mathbb{F}$ is an arithmetic circuit over a field $\mathbb{F}$. We also assume that $C$ is a layered arithmetic circuit with size $S$, depth $D$ and fan-in 2 , as illustrated below. We use the notation $[m]=\{0,1, \ldots, m-1\}$ for all $m \in \mathbb{Z}_{>0}$.

| $[\mathrm{h}]$ Layer |  |  |  | \#Gates | Wire connections | Wire values |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 (output) |  |  |  | 1 |  | $V_{0}^{*} \in \mathbb{F}$ |
| 1 |  | $\ldots$ | $\bullet$ | $S$ | $\operatorname{add}_{1}, \operatorname{mul}_{1}$ | $V_{1}^{*}:[S] \rightarrow \mathbb{F}$ |
| 2 |  | $\cdots$ | $\bullet$ | $S$ | $\operatorname{add}_{2}, \operatorname{mul}_{2}$ | $V_{2}^{*}:[S] \rightarrow \mathbb{F}$ |
| $\vdots$ | $\vdots$ |  | $\vdots$ | $\vdots$ | $\vdots$ |  |
| $D-1$ | $\vdots$ | $\cdots$ | $\bullet$ | $S$ | $\operatorname{add}_{D-1}, \operatorname{mul}_{D-1}$ | $V_{D-1}^{*}:[S] \rightarrow \mathbb{F}$ |
| $D$ (input) | $\bullet$ |  | $\bullet$ | $n$ | $\operatorname{add}_{D}, \operatorname{mul}_{D}$ | $V_{D}^{*}:[n] \rightarrow \mathbb{F}$ |

In a layered arithmetic circuit of depth $D$, the gates are divided into $(D+1)$ layers, and the wires only connect gates in adjacent layers. Layer 0 is the output layer with 1 output gate, and layer $D$ is the input layer with $n$ input gates. For simplicity, we assume that layers 1 to $D-1$ all have $S$ gates. The wire value functions $V_{i}^{*}$, for $0 \leq i \leq D$, map the gates at the $i$-th layer to their values.

For each layer $i, 1 \leq i \leq D$, we define functions $\operatorname{add}_{i}, \operatorname{mul}_{i}:[S]^{3} \rightarrow\{0,1\}$.

$$
\begin{align*}
& \operatorname{add}_{i}(a, b, c)= \begin{cases}1 & \text { if } a \text { is add gate in layer } i-1 \text { and } b, c,(b \leq c) \text { are its inputs in layer } i \\
0 & \text { otherwise }\end{cases}  \tag{1}\\
& \operatorname{mul}_{i}(a, b, c)= \begin{cases}1 & \text { if } a \text { is multiply gate in layer } i-1 \text { and } b, c,(b \leq c) \text { are its inputs in layer } i \\
0 & \text { otherwise }\end{cases} \tag{2}
\end{align*}
$$

We can identify $[S]$ with the boolean hypercube $\{0,1\}^{\log S}$, but this gives worse running times than in the theorem statement. A better choice would be to use Reed-Muller codes. Let $H \subset \mathbb{F}$ be a subfield such that $|H|=\log S$ and let $m=\frac{\log S}{\log |H|}$. We identify $[S]$ with $H^{m}$ in the rest of this section.

We define the arithmetizations of $\operatorname{add}_{i}, \operatorname{mul}_{i}$ as add $\hat{i}_{i}, \hat{\operatorname{mul}}_{i}: \mathbb{F}^{3 m} \rightarrow \mathbb{F}$. These are polynomials of degree at most $\delta$ in each variable, where $|H|-1 \leq \delta<|\mathbb{F}|$. We also define the functions $V_{i}: \mathbb{F}^{m} \rightarrow \mathbb{F}$ corresponding to the wire values $V_{i}^{*}$, where $1 \leq i \leq D-1$. The functions $V_{i}$ have degree at most $|H|-1$ in each variable. Similarly, we define $V_{0} \in \mathbb{F}$. As the last layer has $n$ gates, we identify $[n]$ with $H^{m^{\prime}}$, where $m^{\prime}=\frac{\log n}{\log |H|} \leq m$, and we define $V_{D}: \mathbb{F}^{m^{\prime}} \rightarrow \mathbb{F}$.

## 3 Bare-bones protocol

We now describe the bare-bones protocol. The prover and verifier have as input $x \in \mathbb{F}^{n}$, and are given oracle access to the functions $\left\{\operatorname{add}_{i}, \operatorname{mul}_{i}\right\}_{1 \leq i \leq D}$, which specify the circuit $C$. The goal is for the prover to prove to the verifier that $C(x)=0$. This is done in $D$ phases.

We describe the protocol starting from the output layer, which is the first phase of the protocol. By the definitions above, we have

$$
\begin{align*}
V_{0} & =\sum_{w_{1}, w_{2} \in H^{m}} \operatorname{add}_{1}\left(0, w_{1}, w_{2}\right) \cdot\left(V_{1}\left(w_{1}\right)+V_{1}\left(w_{2}\right)\right)+\hat{\operatorname{mul}}_{1}\left(0, w_{1}, w_{2}\right) \cdot\left(V_{1}\left(w_{1}\right) \cdot V_{1}\left(w_{2}\right)\right)  \tag{3}\\
V_{1}(z) & =\sum_{w_{1}, w_{2} \in H^{m}} \operatorname{add}_{2}\left(z, w_{1}, w_{2}\right) \cdot\left(V_{2}\left(w_{1}\right)+V_{2}\left(w_{2}\right)\right)+\hat{\operatorname{mul}}_{2}\left(z, w_{1}, w_{2}\right) \cdot\left(V_{2}\left(w_{1}\right) \cdot V_{2}\left(w_{2}\right)\right) \tag{4}
\end{align*}
$$

where $z \in H^{m}$. Each summand on the right hand side, when treated as a polynomial in $w_{1}, w_{2}$, has degree at most $\delta+|H|-1 \leq 2 \delta$ in each variable.

The goal of the prover is to show that $V_{0}=y_{0}$ for a claimed $y_{0} \in \mathbb{F}$. This is done using the sum-check protocol. However, in the usual sum-check protocol the verifier would have to compute

$$
\begin{equation*}
\operatorname{add}_{1}\left(0, w_{1}^{v}, w_{2}^{v}\right) \cdot\left(V_{1}\left(w_{1}^{v}\right)+V_{1}\left(w_{2}^{v}\right)\right)+\hat{\operatorname{mul}}_{1}\left(0, w_{1}^{v}, w_{2}^{v}\right) \cdot\left(V_{1}\left(w_{1}^{v}\right) \cdot V_{1}\left(w_{2}^{v}\right)\right)=y_{1}, \tag{5}
\end{equation*}
$$

for random $w_{1}^{v}, w_{2}^{v} \in \mathbb{F}^{m}$ (chosen by the verifier). The verifier has oracle access to add ${ }_{1}$, mul ${ }_{1}$, but the computation of $V_{1}\left(w_{1}^{v}\right), V_{1}\left(w_{2}^{v}\right)$ would require time poly $(S)$, which breaks the assumption of the verifier's computational power in Theorem 1. Instead, the verifier sends $w_{1}^{v}, w_{2}^{v}$ to the prover. The prover sends $y_{11}, y_{12}$ to the verifier, with the claim that $V_{1}\left(w_{1}^{v}\right)=y_{11}$ and $V_{1}\left(w_{2}^{v}\right)=y_{12}$.

The next goal is to verify that $V_{1}\left(w_{1}^{v}\right)=y_{11}$ and $V_{1}\left(w_{2}^{v}\right)=y_{12}$. This reduces the task of proving $V_{0}=y_{0}$ to proving these two claims. We further reduce these two claims to a single claim as follows.

- The verifier chooses $s, t \in \mathbb{F}$ and sends it to the prover.
- Let $\gamma: \mathbb{F} \rightarrow \mathbb{F}^{m}$ be the unique line such that $\gamma(s)=w_{1}^{v}$ and $\gamma(t)=w_{2}^{v}$. The prover sends the function $f=V_{1} \circ \gamma: \mathbb{F} \rightarrow \mathbb{F}$ to the verifier. This is a polynomial of degree at most $m(|H|-1)$.
- The verifier checks that $f\left(w_{1}^{v}\right)=y_{11}$ and $f\left(w_{2}^{v}\right)=y_{12}$. If so, the verifier sends a random $t \in \mathbb{F}$ to the prover.
- The prover and verifier proceed to the next phase, repeating the sum check protocol and the additional interactive protocol described above with the goal of proving that $V_{1}(\gamma(t))=f(t)$.

When the prover and verifier reach the last layer, they proceed in a similar way with a few modifications as layer $D$ has $n$ gates whereas the previous layers have $S$ gates. Thus in this phase the sum-check protocol is over $z, w_{1}, w_{2} \in H^{m^{\prime}}$.

After the last phase, the verifier has to verify on his own an equality of the form $V_{d}\left(z_{d}\right)=r_{d}$. We can write $V_{D}$ as

$$
\begin{equation*}
V_{D}(z)=\sum_{w \in H^{m^{\prime}}} \mathrm{EQ}_{H, m^{\prime}}(z, w) x_{w} \tag{6}
\end{equation*}
$$

where $x$ is the input to the circuit and $\mathrm{EQ}_{H, m^{\prime}}$ denotes the equality polynomial

$$
\begin{equation*}
\mathrm{EQ}_{H, m^{\prime}}(z, w)=\prod_{i=1}^{m^{\prime}} \sum_{a \in H} \prod_{\gamma \in H \backslash\{a\}} \frac{\left(z_{i}-\gamma\right)\left(w_{i}-\gamma\right)}{(\gamma-a)^{2}} . \tag{7}
\end{equation*}
$$

We can check that if $z \in H^{m^{\prime}}, w \in H^{m^{\prime}}$, then $E Q_{H, m^{\prime}}(z, w)=1$ if $z=w$ and is 0 otherwise. $E Q_{H, m^{\prime}}$ can take any values outside $H^{m^{\prime}} \times H^{m^{\prime}}$. We observe that EQ has degree $\leq|H|$ in each coordinate, and EQ can be evaluated efficiently at any point. Thus the verifier can perform this computation on his own to complete the final verification step.

## References

[GKR15] Shafi Goldwasser, Yael Tauman Kalai, and Guy N. Rothblum, Delegating computation: Interactive proofs for muggles, Journal of the ACM 62 (2015), no. 4, 27:1-27:64.

