| Allan Gu | ||||||||||||||||
![]() |
||||||||||||||||
| UC Berkeley EECS Dept | ||||||||||||||||
| Video and Image Processing Lab PhdComics NY TIMES |
||||||||||||||||
| I am a first year graduate student in the EECS department at UC Berkeley. I am currently working with Professor Avideh Zakhor in the Video and Image Processing Lab. I did my undergraduate at UC Berkeley in EECS also. | ||||||||||||||||
| Contact:: EECS Department UC Berkeley 307 Cory Hall, Berkeley, CA 94720 email: agu at eecs dot berkeley dot edu |
||||||||||||||||
| Current Research:: Circuit designers create their designs using tools such as Cadence or Magic; these designs have been traditionally represented by the GDSII stream format. Recently, Semiconductor Equipment and Materials International approved a new hiearchical layout data format, called OASIS. One of the advantages of OASIS over GDSII is that it can represent the layout with 10x reduction in size. My research is on improving the OASIS layout representation. There is still considerable redundancy to be exploited within the OASIS format to further reduce the file size. For instance, techniques from position coding in video coding, can be successfully applied to code the positions of the polygons in the design. Furthermore, it is also possible to find groups of polygons that are repeated many times and utilizes the hiearchical structure of the OASIS format to reduce the file size. format to reduce the file size. |
||||||||||||||||