Electrical Engineering
      and Computer Sciences

Electrical Engineering and Computer Sciences

COLLEGE OF ENGINEERING

UC Berkeley

About EECS
EECS Overview
History / Impact
Diversity / Outreach
Map and Directions
Administration
Academics
Degree Programs
Undergrad Admissions
Graduate Admissions
Student Information
Courses/Objectives & Outcomes
Research
Areas
Centers
Projects
Publications
Visiting Scholars
People
Directory
Faculty
Staff
Students
Alumni
External Relations
Industrial Advisory Board
Student Recruitment
Entrepreneurial Activities
BEARS/Archive
Calendar
Seminars
Conferences
Colloquium
News
   
Visiting Industrial Fellows homepage

VIF Papers (co-authored with EECS Faculty)

Automated Design of Operational Transconductance Amplifiers using Reversed Geometric Programming (pdf)
VIF: Johan P. Vanderhaegen
Faculty: Robert Brodersen

Characterization of Chemical Vapor Deposition Growth Yields of Carbon Nanotube Transistors
(pdf)
VIF:  Lin, Jun
Faculty: Jeffrey Bokor

High Friction from a Stiff Polymer Using Microfiber Arrays
VIF: Yohei Maeno
Faculty: Ronald S. Fearing

A 1.9-GHz Wide-band IF Double Conversion CMOS Receiver for Cordless Telephone Applications
VIF: Francesco Brianti
Faculty: Paul R. Gray

A Thermal Activation View of Low Voltage Impact Ionization in MOSFETs (pdf)
VIF: Goto, Ken-ichi
Faculty: Chenming Hu

MOSFET Hot-Carrier Reliability Improvement by Forward-Body Bias (pdf)
VIF: Goto, Ken-ichi
Faculty: Chenming Hu, Tsu-Jae King Liu

Secure Authentication System for Public WLAN Roaming (pdf)
VIF: Matsunaga, Yasuhiko
Faculty: Randy Katz

Inter-domain Radio Resource Management for Wireless LANs (pdf)
VIF: Matsunaga, Yasuhiko
Faculty: Randy Katz

FinFET--A self-aligned Double-gate MOSFET Scalable to 20 nm
VIF: Hideki Takeuchi
Faculty: Tsu-Jae King Liu

Damageless Sputter Deposition for Metal Gate CMOS Technology
VIF: Hideki Takeuchi
Faculty: Tsu-Jae King Liu

Dual work function metal gate technology for future CMOS devices
VIF: Hideki Takeuchi
Faculty: Tsu-Jae King Liu

Metal Gate Technology for Fully Depleted SOI CMOS
VIF: Hideki Takeuchi
Faculty: Tsu-Jae King Liu

A Disciplined Approach to the Development of Architectural Platforms (pdf)
VIF: Christian Sauer
Faculty: Kurt Keutzer

Comparing Analytical Modeling with Simulation for Network Processors: A Case Study (pdf)
VIF: Christian Sauer
Faculty: Kurt Keutzer

Developing a Flexible Interface for RapidIO, Hypertransport, and PCI-Express (pdf)
VIF: Christian Sauer
Faculty: Kurt Keutzer

Exploring Trade-offs in Performance and Programmability of Processing Element Topologies for Network Processors
(pdf)
VIF: Christian Sauer
Faculty: Kurt Keutzer

Fast Cycle-Accurate Simulation and Instruction Set Generation for Constraint-Based Descriptions of Programmable Architectures (pdf)
VIF: Christian Sauer
Faculty: Kurt Keutzer

Performance Analysis of the Peripheral-Processor Interaction in Embedded Systems (abstract)
VIF: Christian Sauer
Faculty: Kurt Keutzer

Programming Challenges in Network Processor Deployment (pdf)
VIF: Christian Sauer
Faculty: Kurt Keutzer

Towards a Flexible Network Processor Interface for RapidIO, Hypertransport, and PCI-Express (pdf)
VIF: Christian Sauer
Faculty: Kurt Keutzer

MOSFET Design for Forward Body Biasing Scheme (pdf)
VIF: Hokazono, Akira
Faculty: Tsu-Jae King Liu

A Shared-well Dual-supply-voltage 64-bit ALU (pdf)
VIF: Shimazaki, Yasuhisa
Faculty: Borivoje Nikolic