Performance Estimation and Floorplanning for Globally Asynchronous Design

Philip Chong
(Professor Robert K. Brayton)
GSRC

Faster on-chip clock rates, increasing delay along global interconnects, and the need for IP reuse have provided an impetus for globally asynchronous design. In such a design environment, increased latency along global interconnects no longer affects functional correctness, but instead affects the performance of the design. Thus, performance estimation becomes a critical part of the floorplanning and physical layout of the design. Our research examines how abstract modeling of system behavior can be used to provide such performance estimation as an integrated part of the floorplanning process.


Send mail to the author : (pchong@eecs.berkeley.edu)


Edit this abstract