## Energy-Delay Tradeoffs in Combinational Logic Using Gate Sizing and Supply Voltage Optimization

Dejan Markovic

(Professors Robert W. Brodersen and Borivoje Nikolic)

(MARCO) CMU 2001-CT-888 and (MARCO) GSRC 98-DT-660

This work relates the potential energy savings to the energy profile of a circuit. These savings are obtained by using gate sizing and supply voltage optimization to minimize energy consumption subject to a delay constraint [1,2]. The sensitivity of energy to delay is derived from a linear delay model extended to multiple supplies. The optimizations are applied to a range of examples that span typical circuit topologies including inverter chains, SRAM decoders, and adders. At a delay of 20% larger than the minimum, energy savings of 40% to 70% are possible, indicating that achieving peak performance is expensive in terms of energy. The analysis is extended to register files, minimizing energy across pipeline stages, and optimal parallelism.

- [1]
- V. Stojanovic, D. Markovic, B. Nikolic, M. Horowitz, and R. Brodersen, "Energy-Delay Tradeoffs in Combinational Logic Using Gate Sizing and Supply Voltage Optimization,"
*Proc. European Solid-State Circuits Conf.,* Florence, Italy, September 2002.
- [2]
- R. Brodersen, M. Horowitz, D. Markovic, B. Nikolic, and V. Stojanovic, "Methods for True Power Minimization,"
*Proc. ICCAD,* San Jose, CA, November 2002.

Send mail to the author : (dejan@eecs.berkeley.edu)

Edit this abstract