Sense Amplifier-based Pass Transistor Logic (SAPTL)
Louis Poblete Alarcon, Tsung-Te Liu and Jan M. Rabaey
Gigascale Systems Research Center
The SAPTL is an alternative circuit topology that allows the reduction of energy per operation via voltage scaling even in the presence of leakage . It allows aggressive supply voltage scaling since the threshold voltages of the "stack" transistors can be decoupled from the system subthreshold leakage current, allowing for very low threshold voltages. This also allows the stack transistors to remain in the superthreshold region. In addition, the differential signaling used by the SAPTL lends itself to synchronous and asynchronous operation  and the inherent layout regularity points to the SAPTL as a very good candidate for robust ultra low energy operation .
Figure 1: The SAPTL Architecture.
Figure 2: The 1.25mm x 1.25mm 90nm Synchronous SAPTL test chip with 31 SAPTL experiments.
Figure 3: The 3mm x 3mm 90nm Self-Timed SAPTL test chip with 101 SAPTL experiments.
- L. Alarcón, T.-T. Liu, M. Pierson, and J. Rabaey, “Exploring Very Low-energy Logic: A Case Study”, Journal of Low Power Electronics, vol. 3, no. 3, pp. 223–233, Dec. 2007
- T.-T. Liu, L. Alarcón, M. Pierson, and J. Rabaey, “Asynchronous Computing in Sense Amplifier-based Pass Transistor Logic”, Proceedings of International Symposium on Asynchronous Circuits and Systems (ASYNC), 2008
- Liu, T.-T., Alarcón, L. P., Pierson, M. D., Rabaey, J. M., "Asynchronous Computing in Sense Amplifier-Based Pass Transistor Logic", Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol.17, no.7, pp.883–892, July 2009
- Markovic, D., Wang, C. C., Alarcón, L. P., Liu, T.-T., Rabaey, J. M., "Ultralow-Power Design in Near-Threshold Region", Proceedings of the IEEE, vol.98, no.2, pp.237–252, Feb. 2010