Electrical Engineering
      and Computer Sciences

Electrical Engineering and Computer Sciences

COLLEGE OF ENGINEERING

UC Berkeley

Performance-Oriented Fully Routable Dynamic Architecture for a Field Programmable Logic Device

N.B. Bhat, K. Chaudhary and Ernest S. Kuh

EECS Department
University of California, Berkeley
Technical Report No. UCB/ERL M93/42
1993

http://www.eecs.berkeley.edu/Pubs/TechRpts/1993/ERL-93-42.pdf

In this report we present a new architecture for a Field Programmable Logic Device. The architecture is geared towards routing completion and predictable timing performance. The central principle of the new architecture is based on the concept of efficient use of silicon resources. It is performance-oriented, with predictable interconnect and logic delays, and has a guaranteed routability. Latency in the original circuit is exploited in such a manner as to make efficient reuse of interconnect resources. Specifically, the given circuit is topologically levelized and implemented in a folded-pipeline manner. The new architecture is CAD friendly, thereby eliminating the need for complex time-consuming place and route tools.


BibTeX citation:

@techreport{Bhat:M93/42,
    Author = {Bhat, N.B. and Chaudhary, K. and Kuh, Ernest S.},
    Title = {Performance-Oriented Fully Routable Dynamic Architecture for a Field Programmable Logic Device},
    Institution = {EECS Department, University of California, Berkeley},
    Year = {1993},
    URL = {http://www.eecs.berkeley.edu/Pubs/TechRpts/1993/2355.html},
    Number = {UCB/ERL M93/42},
    Abstract = {In this report we present a new architecture for a Field Programmable Logic Device. The architecture is geared towards routing completion and predictable timing performance. The central principle of the new architecture is based on the concept of efficient use of silicon resources. It is performance-oriented, with predictable interconnect and logic delays, and has a guaranteed routability. Latency in the original circuit is exploited in such a manner as to make efficient reuse of interconnect resources. Specifically, the given circuit is topologically levelized and implemented in a folded-pipeline manner. The new architecture is CAD friendly, thereby eliminating the need for complex time-consuming place and route tools.}
}

EndNote citation:

%0 Report
%A Bhat, N.B.
%A Chaudhary, K.
%A Kuh, Ernest S.
%T Performance-Oriented Fully Routable Dynamic Architecture for a Field Programmable Logic Device
%I EECS Department, University of California, Berkeley
%D 1993
%@ UCB/ERL M93/42
%U http://www.eecs.berkeley.edu/Pubs/TechRpts/1993/2355.html
%F Bhat:M93/42