Electrical Engineering
      and Computer Sciences

Electrical Engineering and Computer Sciences

COLLEGE OF ENGINEERING

UC Berkeley

Parallel Timing Simulation on a Distributed Memory Multiprocessor

Chih-Po Wen

EECS Department
University of California, Berkeley
Technical Report No. UCB/CSD-92-723
October 1993

http://www.eecs.berkeley.edu/Pubs/TechRpts/1992/CSD-92-723.pdf

Circuit simulation is one of the most computationally expensive tasks in circuit design and optimization. Detailed simulation at the level of precision of SPICE is usually performed on critical circuit components only. In this paper we present a parallel timing simulator on a distributed memory multiprocessor, as an attempt to increase the speed and scale of circuit simulation for digital MOS circuits. The parallel implementation is based on the event-driven timing simulator SWEC, which outperforms SPICE by one to two orders of magnitude. Our approach to parallelization exploits runtime parallelism by scheduling the events optimistically. Trace-driven analysis shows that the optimistic simulation method exploits more parallelism than the conservative method for circuits with feedback signal paths. We describe the design tradeoffs in the implementation and report on its performance for several benchmark circuits. Speedups over SWEC on large realistic circuits are as high as 60 on a 128-node CM5 multiprocessor. The total speedup over SPICE can be as high as 1000. These results indicate the feasibility of using distributed memory multiprocessors to perform large-scale circuit simulation.


BibTeX citation:

@techreport{Wen:CSD-92-723,
    Author = {Wen, Chih-Po},
    Title = {Parallel Timing Simulation on a Distributed Memory Multiprocessor},
    Institution = {EECS Department, University of California, Berkeley},
    Year = {1993},
    Month = {Oct},
    URL = {http://www.eecs.berkeley.edu/Pubs/TechRpts/1993/6034.html},
    Number = {UCB/CSD-92-723},
    Abstract = {Circuit simulation is one of the most computationally expensive tasks in circuit design and optimization. Detailed simulation at the level of precision of SPICE is usually performed on critical circuit components only. In this paper we present a parallel timing simulator on a distributed memory multiprocessor, as an attempt to increase the speed and scale of circuit simulation for digital MOS circuits. The parallel implementation is based on the event-driven timing simulator SWEC, which outperforms SPICE by one to two orders of magnitude. Our approach to parallelization exploits runtime parallelism by scheduling the events optimistically. Trace-driven analysis shows that the optimistic simulation method exploits more parallelism than the conservative method for circuits with feedback signal paths. We describe the design tradeoffs in the implementation and report on its performance for several benchmark circuits. Speedups over SWEC on large realistic circuits are as high as 60 on a 128-node CM5 multiprocessor. The total speedup over SPICE can be as high as 1000. These results indicate the feasibility of using distributed memory multiprocessors to perform large-scale circuit simulation.}
}

EndNote citation:

%0 Report
%A Wen, Chih-Po
%T Parallel Timing Simulation on a Distributed Memory Multiprocessor
%I EECS Department, University of California, Berkeley
%D 1993
%@ UCB/CSD-92-723
%U http://www.eecs.berkeley.edu/Pubs/TechRpts/1993/6034.html
%F Wen:CSD-92-723