Electrical Engineering
      and Computer Sciences

Electrical Engineering and Computer Sciences

COLLEGE OF ENGINEERING

UC Berkeley

SPUR Coprocessor Interface Description

Paul M. Hansen and Shing I. Kong

EECS Department
University of California, Berkeley
Technical Report No. UCB/CSD-87-308
October 1986

http://www.eecs.berkeley.edu/Pubs/TechRpts/1987/CSD-87-308.pdf

This report describes the SPUR coprocessor interface. The interface provides enhanced performance potential by allowing parallel operations between the SPUR processor and SPUR coprocessors. A decoupled control and execution architecture allow data transfers to proceed while coprocessor functions are performed. Implicit and explicit synchronization mechanisms provide the programmer complete control and flexibility. On-chip coprocessor register files and a wide data path between the memory and co-processor minimize data transfer overhead. An intelligent interface control unit provides parallel decoding of instructions for maximum performance. Other coprocessor functions applicable to performance monitoring, signal processing, image processing, workstation graphics, language coprocessors, and so forth are being considered, but will not be reported here.


BibTeX citation:

@techreport{Hansen:CSD-87-308,
    Author = {Hansen, Paul M. and Kong, Shing I.},
    Title = {SPUR Coprocessor Interface Description},
    Institution = {EECS Department, University of California, Berkeley},
    Year = {1986},
    Month = {Oct},
    URL = {http://www.eecs.berkeley.edu/Pubs/TechRpts/1986/6112.html},
    Number = {UCB/CSD-87-308},
    Abstract = {This report describes the SPUR coprocessor interface. The interface provides enhanced performance potential by allowing parallel operations between the SPUR processor and SPUR coprocessors. A decoupled control and execution architecture allow data transfers to proceed while coprocessor functions are performed. Implicit and explicit synchronization mechanisms provide the programmer complete control and flexibility. On-chip coprocessor register files and a wide data path between the memory and co-processor minimize data transfer overhead. An intelligent interface control unit provides parallel decoding of instructions for maximum performance. Other coprocessor functions applicable to performance monitoring, signal processing, image processing, workstation graphics, language coprocessors, and so forth are being considered, but will not be reported here.}
}

EndNote citation:

%0 Report
%A Hansen, Paul M.
%A Kong, Shing I.
%T SPUR Coprocessor Interface Description
%I EECS Department, University of California, Berkeley
%D 1986
%@ UCB/CSD-87-308
%U http://www.eecs.berkeley.edu/Pubs/TechRpts/1986/6112.html
%F Hansen:CSD-87-308