Electrical Engineering
      and Computer Sciences

Electrical Engineering and Computer Sciences

COLLEGE OF ENGINEERING

UC Berkeley

VLSI Implementation of Digital Fourier Transforms, Final Report

Alvin M. Despain, Carlo H. Séquin, Clark D. Thompson, E. Wold and D. Lioupis

EECS Department
University of California, Berkeley
Technical Report No. UCB/CSD-82-111
November 1982

http://www.eecs.berkeley.edu/Pubs/TechRpts/1982/CSD-82-111.pdf

Overview: In the late 1970's a modular, high-throughput architecture for large scale Fourier Transform processors was developed in [1,2]. This architecture uses only a few basic modules in a highly pipelined arrangement and some serial memory for temporary storage of operands. This streamlined architecture seemed predestined for implementation with "Charge Transfer Devices", which have proven themselves in many high-speed signal processing applications and for serial memory [3]. Thus we proposed to investigate the use of charge-coupled devices (CCDs) in the implementation of pipelined FFT processors. For various reasons which are explained below, the use of CCD's was dropped at an early stage and the decision was made to design these same modules with standard silicon-gate NMOS technology.


BibTeX citation:

@techreport{Despain:CSD-82-111,
    Author = {Despain, Alvin M. and Séquin, Carlo H. and Thompson, Clark D. and Wold, E. and Lioupis, D.},
    Title = {VLSI Implementation of Digital Fourier Transforms, Final Report},
    Institution = {EECS Department, University of California, Berkeley},
    Year = {1982},
    Month = {Nov},
    URL = {http://www.eecs.berkeley.edu/Pubs/TechRpts/1982/5693.html},
    Number = {UCB/CSD-82-111},
    Abstract = {Overview: In the late 1970's a modular, high-throughput architecture for large scale Fourier Transform processors was developed in [1,2].  This architecture uses only a few basic modules in a highly pipelined arrangement and some serial memory for temporary storage of operands. This streamlined architecture seemed predestined for implementation with "Charge Transfer Devices", which have proven themselves in many high-speed signal processing applications and for serial memory [3]. Thus we proposed to investigate the use of charge-coupled devices (CCDs) in the implementation of pipelined FFT processors. For various reasons which are explained below, the use of CCD's was dropped at an early stage and the decision was made to design these same modules with standard silicon-gate NMOS technology.}
}

EndNote citation:

%0 Report
%A Despain, Alvin M.
%A Séquin, Carlo H.
%A Thompson, Clark D.
%A Wold, E.
%A Lioupis, D.
%T VLSI Implementation of Digital Fourier Transforms, Final Report
%I EECS Department, University of California, Berkeley
%D 1982
%@ UCB/CSD-82-111
%U http://www.eecs.berkeley.edu/Pubs/TechRpts/1982/5693.html
%F Despain:CSD-82-111