Our project aims to develop and investigate digital post processing methods and circuit techniques that allow efficient, low power implementation of high performance analog-to-digital converters (ADC) in fine line technologies. The research focuses on a continuous background self-calibration technique applied to a high-speed pipeline ADC topology.