



Planar Bulk CMOS Scaling to the End of the Road

Prof. Tsu-Jae King Liu

*Electrical Engineering and Computer Sciences Department
University of California at Berkeley*





November 2012

Outline

- Where We Are Now
 - The CMOS Power Crisis
- The Road to Now
 - Recent Advancements in CMOS Technology
- The Road Not (yet) Taken
 - Evolution of the Planar Bulk MOSFET
- Summary

The CMOS Power Crisis

- As transistor density has increased, the supply voltage (V_{DD}) has not decreased proportionately.
→ Power density now constrains CMOS chip design!





Source: P. Packan (Intel),
2007 IEDM Short Course


Source: B. Meyerson (IBM)
Semico Conf., January 2004

Process-Induced Variations


- Sub-wavelength lithography:
 - Resolution enhancement techniques are costly and increase process sensitivity
- Gate line-edge roughness:



- Random dopant fluctuations (RDF):
 - Atomistic effects become significant in nanoscale FETs



A. Brown *et al.*,
IEEE Trans. Nanotechnology, p. 195, 2002



A. Asenov, *Symp. VLSI Tech. Dig.*, p. 86, 2007

Outline


- Where We Are Now
 - The CMOS Power Crisis
- The Road to Now
 - Recent Advancements in CMOS Technology
- The Road Not (yet) Taken
 - Evolution of the Planar Bulk MOSFET
- Summary

CMOS Technology Advancement

XTEM images with the same scale

courtesy V. Moroz (Synopsys, Inc.)


90 nm node



T. Ghani *et al.*, IEDM 2003


strained Si

65 nm node




(after S. Tyagi *et al.*, IEDM 2005)

45 nm node



K. Mistry *et al.*,
IEDM 2007

32 nm node



P. Packan *et al.*,
IEDM 2009


high-k/metal gate stack

- The transistor gate length (L_g) has not scaled proportionately with device pitch in recent generations.
 - Transistor performance has been boosted by other means.

Bulk MOSFET Design Optimization

R.-H. Yan et al., IEEE Trans. Electron Devices, Vol. 39, pp. 1704-1710, 1992

- To maximize I_{ON} and minimize V_{TH} variation, heavy doping near the surface of the channel region should be avoided.
→ Use a steep retrograde channel doping profile to suppress I_{OFF}




- The thickness of the lightly doped channel region, t_{Si} , is a critical design parameter.

Fig. 6. The Pulse-Shaped Doped structure. (a) Cross-section view of the structure. (b) Vertical doping profile. The example used in Fig. 7 has $L_{eff} = 0.1 \mu\text{m}$, $t_{ox} = 40 \text{ \AA}$, $t_{si} = 250 \text{ \AA}$, $t_j = 500 \text{ \AA}$, and the doping profile shown in Fig. 6(b).

Energy Band Profile:

(OFF State)





| Structure: | Double-Gate FET | Ground-Plane FET |
|---------------|---|---|
| Scale length: | $\lambda = \sqrt{\frac{\epsilon_{Si}}{2\epsilon_{ox}} t_{Si} t_{ox}}$ | $\lambda = \sqrt{\frac{\epsilon_{Si}}{2\epsilon_{ox}} \frac{t_{Si} t_{ox}}{1 + (\epsilon_{Si} t_{ox} / \epsilon_{ox} t_{Si})}}$ |

Carrier Confinement w/o Doping

R. J. Mears *et al.* (Mears Technologies), 2012 Silicon Nanoelectronics Workshop



- Inversion charge is confined to be near the surface, by inserting O partial mono-layers within the channel region
→ relaxes requirement for thin t_{Si}
- Separation of carrier sub-bands reduces inter-band scattering
→ carrier mobility is enhanced





Outline

- Where We Are Now
 - The CMOS Power Crisis
- The Road to Now
 - Recent Advancements in CMOS Technology
- The Road Not (yet) Taken
 - Evolution of the Planar Bulk MOSFET
- Summary

Key to L_g Scaling: Improved Gate Control



- The greater the capacitive coupling between Gate and channel, the better control the Gate has over the channel potential.
 - higher I_{ON}/I_{OFF} for fixed V_{DD} , or lower V_{DD} to achieve target I_{ON}/I_{OFF}
 - reduced short-channel effect and drain-induced barrier lowering:





Off-State Leakage Contour Plots

$L_g = 20\text{nm}$, $L_{\text{eff}} = 18\text{nm}$, EOT = 0.9nm, $V_{ds} = 0.7\text{V}$

Wide MOSFET


Across the channel:




Narrow MOSFET

$W_{\text{STRIPE}} = 2L_g = 40\text{ nm}$


$H_{\text{STRIPE}} = 5\text{nm}$



Along the channel:



Retrograde channel doping (ground plane) is insufficient!




Fringing E-fields + ground plane → good gate control!

Bulk FinFET Off-State Leakage

$$L_g = 20\text{nm}, L_{\text{eff}} = 18\text{nm}, \text{EOT} = 0.9\text{nm}, V_{ds} = 0.7\text{V}$$

Note that doping at the base of the fin is used to suppress sub-fin leakage between the source and drain regions, not to achieve good gate control.

Across the channel/fin:




- The FinFET requires a narrow channel region to achieve good gate control.
→ Fin width must be less than $0.6 \times L_g$ to well suppress I_{OFF}
- Fin aspect ratio must be > 1.5 for good area efficiency
→ Challenging to manufacture!

Impact of H_{STRIPE} Variation

X. Sun (UC Berkeley), Ph.D. thesis

$$L_g = 20\text{nm}, \text{EOT} = 0.9\text{nm}, W_{\text{STRIPE}} = 20\text{nm}$$




- If T_{Si} is fixed, V_{TH} is not sensitive to H_{STRIPE} variation.

V_{TH} Adjustment Approaches

C. Shin et al., IEEE 2008 Silicon Nanoelectronics Workshop


- V_{TH} of a narrow MOSFET can be adjusted by tuning either the dose (N_{peak}) or the depth (T_{Si}) of the retrograde doping.
 - 200 atomistic simulations were run for each nominal design.
- V_{TH} adjustment via T_{Si} tuning provides for less variation, and eliminates the trade-off with short-channel control.

$L_g = 20 \text{ nm}$
 $EOT = 0.9 \text{ nm}$
 $W_{\text{STRIPE}} = 20 \text{ nm}$
 $H_{\text{STRIPE}} = 14 \text{ nm}$
 $W_{\text{eff}} = 44 \text{ nm}$
 $t_{Si} = 14 \text{ nm}$
 $X_J = 14 \text{ nm}$




Segmented Channel MOSFET (SegFET)

- Channel region comprises stripes of equal width $\geq L_g$, isolated by very shallow trench isolation (vSTI).
 - vSTI is much shallower than the STI between transistors.
→ Deep source/drain regions and ground plane are not segmented!
- Gate control is enhanced by fringing electric fields!
 - The channel stripes can be elevated above the vSTI, or a high-k vSTI dielectric can be used, to further enhance gate control.



SegFET Fabrication Process

T.-J. King and V. Moroz, U.S. Patent 7,265,008




Corrugated Substrate Fabrication


(requires 1 mask, which can be used for multiple chip designs)

PROCESS #1:

1. Si Etch



2. Dielectric Deposition



3. Dielectric Etch-back




PROCESS #2:


1. Dielectric Deposition



2. Dielectric Etch



3. Selective Epitaxy




- NOTE: A high-k vSTI material is beneficial for enhanced gate control

1st Demonstration of (N-channel) SegFET


B. Ho et al., International Semiconductor Device Research Conference 2012

(Corrugated Substrate Process #1)


Plan-View SEM Image




XTEM along A-A'



Measured I-V Characteristics




(Currents are normalized to layout width)



- SegFETs have reduced SCE and comparable area efficiency as conventional planar MOSFETs. 18

N-Channel FET Gate Leakage

B. Ho et al., International Semiconductor Device Research Conference 2012




- SegFET has lower gate leakage due to reduced transverse E-field
→ Allows for more aggressive EOT scaling for improved scalability

$\text{Si}_{1-x}\text{Ge}_x$ P-Channel SegFET


B. Ho *et al.*, Symp. VLSI Technology 2012

(Corrugated Substrate Process #2)


XTEM along Gate





Hole Mobility



Short Channel Effect



Measured I-V Characteristics




(Currents are normalized to layout width)

The SegFET exhibits

- **higher linear V_{TH}** (due to reduced biaxial strain)
- **larger drive current per unit layout width**

P-Channel FET Gate Capacitance



B. Ho *et al.*, to be published



- SegFET has lower gate capacitance per unit layout area
→ beneficial for lower delay

P-channel FET Layout Width Dependence

B. Ho *et al.*, Symp. VLSI Technology 2012




- SegFETs show dramatically reduced narrow width effects.

Layout Width Dependence of Strained Si


Capping-layer-induced strain along the channel

Wide Channel



Narrow Channel

Segmented FET
(bulk tri-gate)



Contact etch stop liner is assumed to be a 30nm-thick silicon nitride with 2GPa tensile stress


- SegFET parameters:

$$W_{\text{STRIPE}} = 20\text{nm}$$


$$W_{\text{SPACING}} = 20\text{nm}$$

$$H_{\text{STRIPE}} = 10\text{nm}$$

- $L_g = 20\text{nm}$
- EOT = 0.9nm
- $T_{\text{GATE}} = 40\text{nm}$
- $L_{\text{SPACER}} = 20\text{nm}$



Planar




- More stress is induced in SegFET → More mobility enhancement
- Reduced variation with W_{eff} for SegFET → Reduced μ_{eff} variation


Performance Comparison with FinFET

- 3-D device simulations were performed for MOSFETs designed to achieve minimum intrinsic delay at a given I_{OFF} specification:
 - For $L_G=25\text{nm}$, $I_{OFF}=8\text{nA}/\mu\text{m}$
 - For $L_G=20\text{nm}$, $I_{OFF}=18\text{nA}/\mu\text{m}$

✓ The intrinsic delay advantage of the SegFET increases with scaling.




✓ The SegFET is less sensitive to W_{STRIPE} variation than the FinFET.



Impact of Retrograde Doping Steepness

X. Sun (UC Berkeley), Ph.D. thesis



- For the SegFET, there is a trade-off between improved average carrier mobility and improved short-channel-effect suppression.
- For the FinFET, the retrograde doping gradient should be as steep as possible to maximize the average carrier mobility.

Summary

- Power density and variability now limit transistor scaling
 - Thin-body MOSFET solutions are *revolutionary*, introducing new challenges for design and/or manufacturing
- The segmented-channel bulk MOSFET design offers an *evolutionary* (low-cost) pathway to lower $\sigma_{V_{TH}}$ and V_{DD}
 - utilizes conventional (established) IC fabrication techniques
 - is compatible with all technologies (strained-Si, high-k/metal gate stack, advanced doping/anneal) developed for bulk CMOS
 - is easily implemented alongside conventional bulk MOSFETs
- The benefits of SegFET technology
 - lower power / higher performance; improved yield / lower cost will only increase with CMOS technology scaling.

Corrugated Substrate Technology

Process steps required to form a (partially) corrugated substrate:

- Masked etch (of Si or vSTI dielectric)
 - Regular line/space pattern + low-aspect-ratio features
 - amenable to spacer lithography to achieve very fine pitch
 - Mask can generic, *i.e.* used for multiple chip designs
- vSTI dielectric deposition
 - which can be high-k material (different than STI) for improved gate control
- Etchback (of VSTI dielectric) or selective epitaxy (of channel)
 - Epitaxial growth of Ge or III-V directly on Si is facilitated by confinement

Benefits of Corrugated Substrate approach vs. STI-only approach:

- ✓ Superior CD control
- ✓ Lower parasitic resistance (due to non-segmented source/drain)
- ✓ Higher stress transfer from embedded source/drain stressors
 - Superior performance and yield!

Broadening the Roadmap

B. Ho (UC Berkeley), Ph.D. thesis

| | | | | | |
|--|--------------------------------|--|------------------------------------|--|--|
| | Manufacturable solutions exist | | Manufacturable solutions are known | | Manufacturable solutions are NOT known |
|--|--------------------------------|--|------------------------------------|--|--|

| High Performance (HP) Logic Technology Requirements | | | | | | | | | | | | | |
|---|------|-----------------------------------|------|------|------|------|------------------------------------|------|------|------|------|------|------|
| Year | 2014 | 2015 | 2016 | 2017 | 2018 | 2019 | 2020 | 2021 | 2022 | 2023 | 2024 | 2025 | 2026 |
| Physical L_G (nm) | 18 | 17 | 15.3 | 14 | 12.8 | 11.7 | 10.6 | 9.7 | 8.9 | 8.1 | 7.4 | 6.6 | 5.9 |
| V_{DD} (V) | 0.82 | 0.8 | 0.77 | 0.75 | 0.73 | 0.71 | 0.68 | 0.66 | 0.64 | 0.62 | 0.61 | 0.59 | 0.57 |
| Equivalent Oxide Thickness (nm) | | | | | | | | | | | | | |
| Planar | 0.73 | Extend known solutions by 4 yrs | | | | | | | | | | | |
| SegFET | 0.86 | 0.8 | 0.76 | 0.72 | 0.68 | 0.65 | 0.62 | 0.59 | 0.56 | 0.53 | 0.5 | 0.47 | 0.45 |
| FinFET | | 0.8 | 0.76 | 0.72 | 0.68 | 0.65 | 0.62 | 0.59 | 0.56 | 0.53 | 0.5 | 0.47 | 0.45 |
| Stripe width (nm) | | | | | | | | | | | | | |
| SegFET | 18 | 17 | 15.3 | 14 | 12.8 | 11.7 | Extend known solutions by >7 years | | | | | | |
| FinFET | | 11.3 | 10.3 | 9.4 | 8.5 | 7.7 | 7 | 6.3 | 5.7 | 5.2 | 4.7 | 4.2 | 3.7 |
| Junction Depth (nm) | | | | | | | | | | | | | |
| Planar | 7.2 | Extend known solutions by 8 years | | | | | | | | | | | |
| SegFET | 12.6 | 11.9 | 10.7 | 9.8 | 9.3 | 8.8 | 8.2 | 7.76 | 7.1 | 6.5 | 5.9 | 5.3 | 4.7 |

Acknowledgements

- **Collaborators:**
 - Dr. Victor Moroz and Dr. Qiang Lu (Synopsys, Inc.)
 - Dr. Xin Sun (now with IBM Microelectronics)
 - Dr. Changhwan Shin (now with University of Seoul)
 - Byron Ho (joining Intel Corp.)
 - Dr. Nuo Xu (UCB)
- **Funding/Support:**
 - Synopsys, Inc.
 - SRC (Task 1631.001; Graduate Fellowship)
 - TEL (T. Sako, K. Maekawa, M. Tomoyasu, Y. Akasaka)
 - AMAT (B.Wood, V.Tran, S.Chopra, Y.Kim, S.Kuppurao, C.-P.Chang)
 - Soitec (B.-Y. Nguyen, O. Bonnin, C. Mazure)

Additional Information

SegFET at a Glance

- SegFET is a proven transistor design in which the channel region of a planar bulk MOSFET is segmented to improve gate control.
 - Conventional CMOS fabrication process, w/ corrugated starting substrate
 - Not a FinFET: nearly planar, i.e. no high-aspect-ratio features
 - Leverages retrograde channel doping to suppress leakage
 - V_T can be tuned via body biasing
 - The combination of retrograde channel doping and a “tri-gate” structure provides for superior electrostatic integrity.
 - More scalable than FinFET, Intel’s tri-gate FET, and gate-all-around FET
- Easiest approach to extend transistor scaling to sub-10 nm L_g and/or to adopt new channel materials
- Requires no process-tool changes or new materials
 - Requires one additional mask – which can be reused
 - Uses standard bulk MOSFET compact model and EDA tools

Proof of Concept: Recessed Isolation Oxide

C. Shin *et al.*, 2010 ESSDERC


Experiment performed at UMC in early 28nm CMOS technology

- Individual logic transistors and 6T-SRAM arrays fabricated
 - ~2500 cell per device-under-test (DUT)
 - Dual-stress liners for performance enhancement


CMOS front-end-of-line steps

- STI Formation
 - Well & V_T Implants
 - **STI Oxide Recess 0 or 15nm**
 - Gate Ox./Poly Deposition
 - Gate Patterning
 - LDD & Pocket Implants
 - Spacer & S/D Formation
 - Activation Process
 - Salicidation
- PKT dose split: Standard or Light

SRAM cell plan-view SEM




XTEM along gate electrode



Measured Quasi-Planar CMOS Results

C. Shin *et al.*, 2010 ESSDERC





- Quasi-planar I_{ON} is higher, for comparable I_{OFF}
 - 2x increase for NMOS, 4x increase for PMOS

- Quasi-planar V_{TH} variation is lower

Body Bias Effect and Compact Model

C. Shin *et al.*, 2010 ESSDERC



- The standard bulk MOSFET compact model can well predict quasi-planar MOSFET performance, **including the body effect**.



Advanced Channel Materials

- High-mobility semiconductor materials potentially can provide for improved performance:
 - Ge for PMOS
 - (In)GaAs for NMOS
- Selective epitaxial growth directly on Si is facilitated by the use of a corrugated substrate:

| | Si | Ge | GaAs |
|---|-------|-------|-------|
| Electron mobility (cm ² /Vs) | 1500 | 3900 | 8500 |
| Hole mobility (cm ² /Vs) | 450 | 1900 | 400 |
| Lattice constant (Å) | 5.431 | 5.646 | 5.653 |
| Band gap (eV) | 1.12 | 0.66 | 1.424 |
| Dielectric constant | 12 | 16 | 13 |



J. Z. Li *et al.*, *Appl. Phys. Lett.* 91 021114, 2007

J.-S. Park *et al.*, *Appl. Phys. Lett.* 90 052113, 2007