

# ***Extending the Era of Moore's Law***

**Tsu-Jae King Liu**

*Department of Electrical Engineering and Computer Sciences  
University of California, Berkeley*




September 11, 2017


***SPIE Photomask Technology + EUV Lithography Conference***

# IC Technology Advancement

Gordon E. Moore, "Cramming more Components onto Integrated Circuits," *Electronics*, pp. 114-117, April 1965



- The minimum cost point moves to a larger number of components per IC over time, with advancements in manufacturing technology.





# Outline

---

- **Transistor Scaling to the Limit**
- **Extending the Era of Moore's Law**
- **Summary**


# Transistor Basics

Metal-Oxide-Semiconductor (MOS)  
Field-Effect Transistor (FET)



Electron Energy Band Profile

$$n(E) \propto \exp(-E/kT)$$



$$I_D = W \cdot v \cdot Q_{inv}$$


$$Q_{inv} \propto C_{ox} (V_{GS} - V_{TH})^\eta$$

$$v \propto \mu_{eff}$$

# Complementary MOS Devices & Circuits


## CIRCUIT SYMBOLS

N-channel  
MOSFET





ON if  $V_G > V_S + V_{TH}$

P-channel  
MOSFET




ON if  $V_G < V_S - V_{TH}$

## CMOS INVERTER CIRCUIT




## CMOS NAND GATE



NOT AND (NAND)  
TRUTH TABLE

A	B	F
0	0	1
0	1	1
1	0	1
1	1	0

## STATIC MEMORY (SRAM) CELL




# CMOS Technology Scaling

## XTEM images with the same scale


courtesy V. Moroz (Synopsys, Inc.)

90 nm node




T. Ghani *et al.*,  
*IEDM 2003*

65 nm node




(after S. Tyagi *et al.*, *IEDM 2005*)

45 nm node



K. Mistry *et al.*,  
*IEDM 2007*

32 nm node




P. Packan *et al.*,  
*IEDM 2009*

strained Si  $\rightarrow \mu_{\text{eff}} \uparrow$

high-k/metal gate  $\rightarrow C_{\text{ox}} \uparrow$


# Design for Manufacturing




courtesy Mike Rieger (Synopsys, Inc.)

## SRAM bit-cell layouts


C. Webb, *Intel Technology Journal*, vol. 12, No. 2, pp. 121-130, 2008



90 nm




65 nm




45 nm

## 6-T SRAM Cell




# Impact of Misalignment


Desired layout  
(6-T SRAM cell)




Actual layout w/ lateral misalignment  
(gate length variations)




Actual layout  
(corner rounding)



Actual layout w/ vertical misalignment  
(channel width variations due to active jogs)




6-T SRAM Cell




# Double Patterning of Gate



Desired layout  
(6-T SRAM cell)



Actual layout after 1<sup>st</sup> gate patterning




Actual layout after active patterning Actual layout after 2<sup>nd</sup> gate patterning  
(no gate length variation)




# Impact of Variability on SRAM

## STATIC MEMORY (SRAM) CELL




## BUTTERFLY CURVES





- $V_{TH}$  mismatch results in reduced static noise margin.
  - lowers cell yield and/or limits  $V_{DD}$  scaling
  - Immunity to short-channel effects needed!

# Short-Channel Effects





- $V_{TH}$  decreases with decreasing  $L_g$  and with increasing  $V_{DS}$ :




- Increased capacitive coupling between Gate and channel provides for better Gate control, hence reduced SCE

# FinFET/Tri-Gate Transistor




- Superior gate control  
→ higher  $I_{ON}/I_{OFF}$   
or lower  $V_{DD}$

15nm  $L_g$  FinFET



Y.-K. Choi *et al.*,  
(UC Berkeley) *IEDM 2001*

22 nm 3-D Tri-Gate Transistor



3-D Tri-Gate transistors form conducting channels on three sides of a vertical fin structure, providing "fully depleted" operation  
*Transistors have now entered the third dimension!*

Intel Corp., May 2011


- Multiple fins can be connected in parallel to achieve higher ON-state drive current.

# Spacer Lithography


Y.-K. Choi, T.-J. King, and C. Hu, *IEEE Trans. Electron Devices*, Vol. 49, No. 3, pp. 436-441, 2002

**a.k.a. Sidewall Image Transfer (SIT) and Self-Aligned Double Patterning (SADP)**


1. Deposit & pattern sacrificial layer




2. Deposit mask layer ( $\text{SiO}_2$  or  $\text{Si}_3\text{N}_4$ )



3. Etch back mask layer to form "spacers"




4. Remove sacrificial layer; etch SOI layer to form fins




Note that fin pitch is  $1/2\times$  that of patterned layer

# MOSFET Evolution



32 nm  
planar



22 nm  
thin body




beyond 7 nm  
Stacked nanosheets




P. Packan *et al.* (Intel),  
IEDM 2009

FinFET:




Intel Corp.

FD-SOI:



K. Cheng *et al.* (IBM), VLSI Symp. 2011




N. Loubet *et al.* (IBM, Samsung,  
GLOBALFOUNDRIES)  
Symp. VLSI Tech 2017

**Stacked gate-all-around (GAA) FETs achieve the highest layout efficiency.**


# Channel-Length Scaling Limit

- Quantum mechanical tunneling sets a fundamental scaling limit for the channel length ( $L_C$ ).



If electrons can easily tunnel through the source potential barrier, the gate cannot shut off the transistor.


nMOSFET Energy Band Diagram (OFF state)






J. Wang *et al.*, *IEDM Technical Digest*, pp. 707-710, 2002

# 1-nm Gate Length MOSFET




S. B. Desai *et al.*, *Science*, Vol. 354, No. 6308, pp. 99-102, 2016



- A 1-nm-diameter CNT-gated MoS<sub>2</sub> MOSFET is demonstrated with ON/OFF current ratio  $\sim 10^6$  ( $V_{DD} \sim 1$  V)
  - ✓ Heavier  $m_{eff}$  ( $0.45m_0$  vs.  $0.26m_0$  in Si)
  - ✓ Bandgap energy  $\sim 1.3$  eV



# Future Logic Switches




- Higher  $I_{ON}/I_{OFF}$  ratio  $\rightarrow$  lower minimum Energy/op  
 $\rightarrow$  Steeper switching behavior needed ( $S < 60\text{mV/dec}$ )

# Outline

---


- Transistor Scaling to the Limit
- **Extending the Era of Moore's Law**
- Summary

# Self-Aligned Double Patterning



# Multiple-patterning techniques have extended Moore's Law beyond the lithographic resolution limit – at increasing cost

---



Samsung, EUVL Symposium 2009  
ASML, SPIE Advanced Lithography 2012


**“The sheer cost and complexity of this lithographic solution could dissuade chipmakers from jumping to future nodes, thereby stunting the growth rates of the IC industry.”**

*- Semiconductor Engineering, April 17<sup>th</sup>, 2014*

# Tilted ion implantation (TII) Approach

---


- A sub-lithographic damage region can be achieved by tilted ion implantation (TII) + photoresist/hard mask
  - self-aligned to pre-existing mask features on surface



# Impact of TII on SiO<sub>2</sub> Etch Rate

S. W. Kim *et al.*, SPIE Advanced Lithography 2016


Ar<sup>+</sup> implant conditions: 15° tilt; 1.5 keV; dose = 0, 2 or 3 x 10<sup>14</sup>/cm<sup>2</sup>



Symbols & solid lines:  
etch rate in 200:1 DHF


Dotted lines:  
damage profile (SRIM)

# Double-Patterning by TII




- Thermal SiO<sub>2</sub>: masking layer
- Formation of linear a-Si hard-mask features by spacer patterning

# Double-Patterning by TII




- Thermal SiO<sub>2</sub>: masking layer
- Formation of linear a-Si hard-mask features by spacer patterning
- First implant: positive tilt angle  
 $x \cong W_{\text{trench}} - y(\tan(\theta) - \cot(\alpha))$

# Double-Patterning by TII



- Thermal SiO<sub>2</sub>: masking layer
- Formation of linear a-Si hard-mask features by spacer patterning
- First implant: positive tilt angle  
 $x \cong W_{\text{trench}} - y(\tan(\theta) - \cot(\alpha))$
- Second implant: negative tilt angle  
 $x \cong W_{\text{trench}} - y(\tan(\theta) - \cot(\alpha))$

# Double-Patterning by TII





- Thermal SiO<sub>2</sub>: masking layer
- Formation of linear a-Si hard-mask features by spacer patterning
- First implant: positive tilt angle  
 $x \cong W_{trench} - y(\tan(\theta) - \cot(\alpha))$
- Second implant: negative tilt angle  
 $x \cong W_{trench} - y(\tan(\theta) - \cot(\alpha))$
- Selective removal of damaged SiO<sub>2</sub>
- Si substrate dry etch  
 $W_{fin} \cong 2y(\tan(\theta) - \cot(\alpha)) - W_{trench}$

# Proof of Concept: Single Implant

S. W. Kim *et al.* (UC Berkeley), SPIE Advanced Lithography 2016




## Cross-sectional Scanning Electron Micrographs



- **Sub-lithographic features ( $\sim 45$  nm) achieved by  $15^\circ$  tilt, 3.0 keV  $\text{Ar}^+$  implant into 10 nm-thick  $\text{SiO}_2$  hard mask**
  - dilute HF etch
  - Si dry etch

# Self-Aligned Nature of TII Patterning

P. Zheng *et al.* (UC Berkeley), *IEEE Transactions on Electron Devices*, vol. 64, no. 1, pp. 231-236, 2017




- The TII-defined edge closely tracks the HM edge

- ① = a-Si hard mask
- ② = un-etched c-Si
- ③ = etched c-Si

# Line-Edge Roughness Comparison

P. Zheng *et al.* (UC Berkeley), *IEEE Transactions on Electron Devices*, vol. 64, no. 1, pp. 231-236, 2017




- TII improves low- and mid-frequency line-edge roughness

# TII Patterning Resolution Limit

P. Zheng *et al.* (UC Berkeley), *IEEE Transactions on Electron Devices*, vol. 64, no. 1, pp. 231-236, 2017

---




- TII can be used to pattern features as small as 10 nm.


# Double Tilted Implant Results

S. W. Kim *et al.* (UC Berkeley), SPIE Advanced Lithography 2016

## Cross-sectional SEM




## Plan-view SEM



- Local pitch-halving achieved with  $\pm 15^\circ$  tilt, 3.0 keV Ar<sup>+</sup> implants
- ~21 nm half-pitch of the etched Si features


# Double-Patterning Approaches

## Spacer lithography (SADP)




# Double-Patterning Approaches

## Spacer lithography (SADP)




## Tilted Ion Implantation (TII)




# Double-Patterning Approaches

## Spacer lithography (SADP)




## Tilted Ion Implantation (TII)



- **The cost of TII double-patterning can be only ~60% of the cost of SADP.**

# Sub-Lithographic Hole Formation

S. W. Kim *et al.* (UC Berkeley), *Journal of Vacuum Science & Technology B*, vol. 34, 040608, 2016




# Future Work: 2D Patterning by TII

1. Coat IC layer with HM layer;

2. Perform multiple litho+TII processes in sequence, such that each litho+TII process forms a latent 1D pattern in the HM layer;

3. Selectively etch the HM layer to form the composite 2D pattern;

4. Transfer the 2D pattern to the IC layer by a selective etch process.



# Outline


---

- Transistor Scaling to the Limit
- Extending the Era of Moore's Law
- **Summary**

# Summary

---

- There's still plenty of room for CMOS technology scaling!
  - **Advancements in transistor structures and materials will enable continued miniaturization and voltage scaling.**
- Innovations to mitigate the challenge of growing cost of patterning are needed to extend the era of Moore's Law



# Acknowledgements

---



- **TII-Enhanced Lithography:**
  - Dr. Sang Wan Kim (now with Ajou University)
  - Dr. Peng Zheng (now with Intel Corporation)
  - Dr. Leonard Rubin (Axcelis Technologies)
  - UC Berkeley Marvell Nanofabrication Laboratory
  - Funding from Applied Materials, Lam Research, National Science Foundation

# 3-D NAND Flash Technology


**Toshiba BiCS**  
Vertical channel, poly Si

**Samsung TCAT**  
Vertical channel, poly Si


**Hynix**  
Vertical channel, poly Si



**Samsung VG-NAND**  
Horizontal channel, poly Si



**Macronix Junction-Free NAND**  
Horizontal channel, poly Si




## Vertical FETs (vFETs):

- Poly-Si is used as the semiconductor material.
- Lithography steps for multiple memory layers are shared.


- Density scaling is not driven by lithography.
- Aspect ratios of etched and filled features are large (>40:1).

# Heterogeneous Integration




Enhanced performance & functionality in a compact form factor

- Separate layer fabrication processes



- Integrated fabrication process





# IC Technology Advancement

## IBM CMOS Innovation Roadmap


### Scaling (Miniaturization):

Moore's Law: Circuit density

Dennard Scaling: CMOS performance



D. C. Edelstein, 214th ECS Meeting, Abstract #2073, 2008




S. Natarajan et al. (Intel), IEDM 2014 42

- Advanced back-end-of-line (BEOL) processes have air-gapped interconnects

# Reconfigurable Interconnect


K. Kato *et al.*, *IEEE Electron Device Letters*, vol. 37, no. 12, pp. 1563-1565, 2016.



- **A bi-stable switch is implemented using multiple metal layers**  
Vias are for electrical connection and flexural elements for a more compliant electrode, for lower programming voltage.
- **Small footprint due to vertically oriented movable electrode, and shared actuation and contacting electrodes across the array**
- **A non-linear device can be integrated to prevent sneak leakage current in a cross-point array**

# LUT Performance Comparison

K. Kato et al., *IEEE Electron Device Letters*, vol. 37, no. 12, pp. 1563-1565, 2016



✓ **More compact, faster, and energy-efficient than CMOS!**